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ABSTRACT
The objective of this thesis is to design a small, stand-alone microcomputer using the
MC68020 CPU and its environment. It is dedicated to one of the most common jobs
of microcomputers : "Video-Text Generation". Therefore, it is named "VTG (Video-Text
Generator)".
VTG consists of a CPU (MC68020), CRT Controller (MC6845), and DUART
(MC68681). The CRT Controller processes and generates the NTSC standard video-
synchronization and video-text signals. The DUART accomplishes asynchronous serial
communication with the Keyboard unit and allows for the parallel communication via its
parallel port, with peripherals.
The VTG has four 32 KB of RAM for main memory and one 16 KB ofRAM for the
CRT Controller Refresh Memory. The system software and the initialization routine is
saved in 32 KB of ROM. Memory management and the generation of chip control
signals are accomplished by two PALs (Programmable Logic Arrays) and two EPLDs
(Erasable Programmable Logic Device).
The CPU, PALs, EPLDs, and Memory chips in the VTG work at a speed of 8 MHz,
while the CRT Controller works at 2 Mhz.
In addition, the system has a "Video Synchronization and Multiplexing Unit" which
make it possible to synchronize the VTG's video-text signal with an external video sig-
nal. Accomplishing this, the system can place its text information into any NTSC
standard video picture.
To perform these jobs, the system does not need another microcomputer or aid. It
can work as a stand-alone system.
In this thesis, the whole VTG system has been designed and implemented. Each
PAL and EPLD was tested with a Logic Analyzer. Proper simulations were performed
and observed to work properly, as they were programmed.
in
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As a result of recent improvements in electronics technology, microcomputers and
microcomputer controlled systems have taken over jobs previously performed by manual
methods in several areas such as automobile assembly, household systems, children's
toys, etc. With modern VLSI technology, the design of such complex systems is more
easily accomplished than ever. Another example is in video technology. Production of
professional quality home video programs is easily accomplished utilizing microcom-
puter controlled smart video cameras or digital editing devices currently available. In
recent years, video technology and microcomputer technology have become highly
interrelated.
Because of these great improvements, there is a growing need to educate people on
microcomputer technology. To educate students in this area, we need to teach and
demonstrate topics using less complex systems. To be effective these educational sys-
tems must include the main features of the more sophisticated systems. However, many
educational computer boards have been designed. The majority operate with a smart
terminal, a host computer, or a local host computer network. These systems aid stu-
dents in understanding the principles of microcomputer systems and/or system design
considerations. One of the important concepts missing in the educational process is
specifically the "CRT Controller System". When the student uses a smart terminal and
writes code for CRT Controllers, the process is invisible. The main purpose of this thesis
is to deal with these limitations and to show the integration of a CRT Controller, Key-
board Interface, and other parts of a microcomputer. Using this system, a student can
program the CRT Controller to generate a video text signal using any video standard,
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(i.e., NTSC, PAL) without any hardware modification, as well as communicate through
the serial or parallel ports of the DUART used in the system.
In addition, the student can obtain a complete understanding of the design of a
microcomputer system and its software. Furthermore, students can visualize the prin-
ciples of video signal generation. Instructors will be able to incorporate this methodol-
ogy into class projects to allow further investigation of other features of
microcomputers.
II. THE BACKGROUND OF VIDEO-TEXT-GENERATION AND
MC68020 CPU
A. THE CONCEPT OF THE VIDEO-TEXT-GENERATION
In this thesis, the processes used to generate text characters, lines, or pages to be
placed on a video signal will be explained. "Text-Processing" should not be confused
with "Word-Processing". For instance, it is very common to get video text pages that
inform us of recent news events from TV broadcasts. To generate those text pages, some
specific processes are required. The system, used to send those pages is somewhat dif-
ferent than the system addressed within this thesis. The technique used in those systems
places the text information between the "interlace-balancing signals" of NTSC,
PAL or any other commonly used video broadcast signal. These signals never disturb
the normal video operation and are never seen on TV receivers or cable-TV monitors
unless they are equipped to decode them. In other words, these "hidden" text pages can
only be seen by a decoding system. The generation technique of the "hidden" text pages
is similar to those used in this thesis.
In summary, this thesis addresses the generation of the text characters, the video-
signal processing used to manage these text signals, and the design of the microcomputer
system using the MC68020 CPU for processing tasks.
B. FEATURES AND ARCHITECTURE OF MC68020 CPU
1. The Architecture
The MC68020 CPU is an advanced microprocessor developed by Motorola.
Although there are more advanced CPUs made by Motorola, such as the MC68030 and
MC68040, the MC68020 maintains its popularity and is still used by many microcom-
puter manufacturers. The MC68020 is upwardly compatible with previous processors.
For example, the instruction set used on previous Motorola CPUs, such as MC68000
and MC68010, is compatible with the MC68020 instruction set. Furthermore, there are
more instructions implemented in the MC68020.
The MC68020 microprocessor has a 32 bit address and data port. At each bus
cycle, the microprocessor can select the port size of the external device, or the external
device can have the MC68020 select the port size before any operand transfer. This very
versatile feature is called "Dynamic Bus Sizing" and eliminates the all port size limita-
tions. This feature also is very useful if the MC68020 is operated together with any 8-bit
peripherals, communication interfaces, or CRT Controllers.
The 32-Bit port of MC68020 can address directly up to 4 Gigabytes
[Ref. 1: pp.(l-6)-(l-7)]. Another important feature of the MC68020 is the "Cache
Memory", not previously available on some models. It has a 128-word on-chip instruc-
tion cache memory, as compared to the Cache Memory in the MC68010 (3 words). This
advantage reduces the total execution time and external bus activity without any degra-
dation. This feature also makes it possible to prefetch an instruction stream once, and
store it in on-chip cache memory, thus saving memory access times until another in-
struction stream becomes necessary. The cache memory is not used on the VTG
(Video-Text Generator) implemented in this thesis, because the Logic Analyzer used for
design and hardware verification cannot analyze the cache memory operation of the
MC68020. Instead, the cache operation was disabled by connecting the "CD IS" (Cache
Disable) pin of the MC68020 to ground.
Although the MC68020 contains over 200,000 transistors, it draws approxi-
mately 1.5 watts when used with 16 Mhz of clock rate. When it is working with internal
cache, a throughput of 8 MIPS is possible. [Ref. 2: p.128]
2. Processing States




In the normal state, the processor performs the normal instruction execution
by fetching instructions and operands, storing the results, and communicating with ex-
ternal devices such as UART, CRT Controller, or Coprocessor.
In the exception state, interrupts, tracing, trap instructions, and other types of
exceptions must be considered. If any unusual condition occurs during normal instruc-
tion execution, the exception processing state is entered. This state can also be entered
by any hard reset, bus error, or an interrupt. The exception processing state allows the
processor to easily and rapidly handle any unusual conditions.
Whenever a system failure occurs, the processor enters the halt state. In this
state, no processor activity can take place. The only way to restart the processor activity
is to reset the processor * externally. Despite execution of a stop instruction, the
processor can be restarted by executing a trace or interrupt. In contrast, if the halt state
is entered, there is no way to restart the processor except by hard-reset.
These three states also have two privilege states :
• Supervisor Privilege State.
• User Privilege State.
The privilege of the supervisor state is higher than the user state. Therefore, all
processor instructions can be executed in this state. The MC68020 has a somewhat dis-
tinctive supervisor state activities as compared to the other members of 68000 family.
Setting the M bit in the status register enables the supervisor stack space to be separated
for either user tasks or interrupt associated tasks. This separation allows for increased
efficiency in the multitasking operating system. Upon execution of an interrupt, the M
bit is cleared. This is the default condition after a reset. The processor can be switched
from the supervisor privilege state to user privilege state by execution of an instruction,
which modifies the status register.
The S bit of the status register defines the User Privilege state. If the processor
is executing instructions in the user state, the S bit of the status register is clear. These
conditions are illustrated in Figure 1 on page 7. Most instructions can be executed at
both the User or Supervisor privilege state. Some instructions, however, have important
effects on the system and must be executed only at the supervisor privilege state. An
example of these instructions are STOP or RESET.
Bus cycles for an instruction executed at the user privilege level are classified as
user references. The values of the function codes on FC0-FC2 specify the user address
space. While the processor is at the user level, it references to the system stack pointer
implicitly, or if it addresses register seven (A7) explicitly, it refers to the user stack
pointer (USP). [Ref. 1: pp. (4-l)-(4-4)]
3. Address Spaces
An address space is specified by the processor for each bus cycle with the func-
tion code signals. There are five types of address spaces which are encoded by the
function codes :
• User Program Space
• User Data Space
• Supervisor Program Space
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Figure 1. Status Register of the MC68020 (Copied from Reference 2)
• CPU Space
The other three address spaces are undefined. These address spaces are shown
in Table 8 in the Appendix A. The memory locations of Supervisor and User address
spaces are not predefined except for the addresses of the initial interrupt stack pointer
and program counter values. During reset, the first two longwords beginning at memory
location zero in the supervisor program space are used for processor initialization
[Ref 1: p. (4-5)].
The function code of S7 (Bill) selects the CPU address space. This is an ad-
dress space that does not include any instructions or operands except for the special
CPU functions. The CPU space is only accessed for special purposes during communi-
cation between the processor and external devices. The 68000 uses this space for inter-
rupt acknowledge cycles. The MC68020 also accesses the CPU for breakpoint
acknowledge and coprocessor operations. The type of CPU space is specified by the
address lines A 16, A 17, A 18, an A 19. On the Video-Text Generator, in this thesis, A 18,
A 19, A20 address lines are used to decode the address spaces for CRT CONTROLLER,
RAMs, ROM, Refresh Memory, and DUART.
4. Exception Processing
Exception processing on the MC68020 proceeds as follows :
• An internal copy of the status register is saved temporarily and the status register
is set to process the exception. [Ref. 3: pp. 5-6]
• The exception vector is generated. An exception vector is a pointer to the memory
location containing the address of the routine which handles the specified excep-
tion. There are 254 exception vectors available in the supervisor data space, and
2 vectors for the reset exception in supervisor program space. A group of 64 vec-
tors is defined by the processor and the remaining 192 vectors are left for the user
to defme. Exception numbers can be generated externally or internally.
[Ref. 3: pp. 5-6]
• The current processor context is saved on the exception stack frame created on the
active supervisor stack. This context always includes the status register, the pro-
gram counter, and the vector offset of the exception vector. Another field on the
exception stack frame, called the "format field", is used to specify what additional
processor state information has been put onto the stack frame, since there is more
than one type of exception stack frame created by different exceptions.
[Ref. 3: pp. 5-6]
• The address of the exception handler is then loaded into the program counter. The
instruction at that address is fetched and the program execution is resumed.
[Ref. 3: pp. 5-6]
HI. DESIGN OF THE VIDEO TEXT GENERATOR
A. EXPLANATION OF THE BLOCKS OF THE VTG
The VTG (Video-Text-Generator) system consists of three major blocks :
• CPU (Central Processing Unit) Block. In this block CPU, Memories (two RAMs
and one ROM), two PAL (Programmable Array Logic) and two EPLD (Erasable
Programmable Logic Device that one of these was recently added to this block as
a requirement), Reset timer circuitry, and DUART (Dual Asynchronous Receiver
Transmitter) are placed.
• CRTCON (CRT Controller Unit) Block. In this block the CRT Controller, one
16 KB Memory Refresh RAM, one 16-Bit multiplexer unit consisting of four 4-Bit
multiplexers, two 8-Bit edge triggered D flipflops, one 8-Bit transceiver (data di-
rection selector), one Character-Generator ROM chip, one 4-Bit up/down counter
(used as a dot counter), and one part of the EPLD_SELINJR (used as a combi-
national logic) are placed.
• Video Synchronization and Multiplexing Block. In this block one wide-band video
amplifier, one voltage comparator, one PLL circuit, one DUAL Untriggerable One
Shot multivibrator, and one 3-way analog switch chips are located.
Figure 2 through Figure 6 shows the schematics of these blocks. Figure 2 shows
the previous CPU block. As seen in this schematic, a CD4017 decimal ring counter was
used as a delay counter instead of the "EPLD_SELINJR". Deficiencies of CD4017
counter occurred, so this chip was replaced with the EPLD_SELINJR programmed for
the same job. The latest schematic including this modification is depicted in Figure 3.
Figure 4 shows the sch ~natic of the previous design of the CRT Controller block.
Because of the addition of the EPLD_SELINJR to the CPU Block, the combinational
circuits on the previous design are also included in one part of the EPLD_SELINJR.
So, two "EXOR" and three "AND" gates were used for text video output, and two
"EXOR" and "one "AND" gates (used as "NOR" gate for the Text-Video Synchroniza-
tion output) are included in the remaining pins of the EPLD_SELINJR. The latest
schematic, including this modification, is shown in Figure 5.
The latest schematic of the Synchronization and Multiplexing block is shown
in Figure 6.
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Figure 3. The schematic of the Modified CPU Block
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Figure 6. The schematic of the Synchronization and Multiplexing Block
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B. DESIGN OF THE MEMORY MANAGEMENT AND CHIP CONTROL UNIT
Memory Management and the Chip Control Unit is an important part of the CPU
Block. This unit generates the chip select and read/write signals for all the chips used
in the system and processes some special chip control signals. The system operation will
be directly affected if an incorrect design is implemented in this unit. Therefore, during
the design phase of this project, each consideration was deeply and repeatedly checked
to eliminate any future problem.
To program the PALs and EPLDs, the "Future Net-ABEL" software was utilized.
The programs written for PAL_SELIN, PAL_CAGRI, EPLD_SELINJR, and
EPLD_NESRIN are included in Appendix D, E, F, G. In these programs, as much as
test vectors were used to check if the codes used to program those "Logic Devices"
worked as expected. During the compilation phase of program, equations were three
times minimized (by "-r3" flag) using the "Presto" algorithm. During the simulation
phase, each code was verified using test vectors by ABEL software. After programming,
all the PALs and EPLDs were tested under simulated conditions using "Logic Analyzer"
and were verified as explained in Chapter IV.
1. Design Considerations of the MMU Chip Control Unit
a. PALJCAGRI (Address Decoder-2 and Synchronous register)
The PAL_CAGRI generates all the RAM and ROM control signals. To
write the codes for programming the PAL_CAGRI chip, the first step was to determine
the memory spaces and draw a memory map (see Table 1 on page 17). According to
this design consideration CAGRI.ABL program was written using the "ABEL" software
as seen in Appendix E. In addition to "Address Decoding", PAL_CAGRI performs the
synchronization job between text-video and exterior video, utilizing the CHRINHIB
register. The implementation of the "CHRINHIB" register in PAL_CAGRI is shown
Figure 7. A detailed explanation about the working of this register is provided in the
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section "Verification of CHRINHIB (CHR Clock Inhibit Register) Output" of Chapter
IV.
b. PALJSELIN (Address Decoder- 1 and Chip Signal Generator)
PAL_SELIN generates the CRT Controller and DUART Chip Selects and
Write Enable signals. It was also used to generate the DSACKO and DSACK1 bus
completion signals until some miscalculations appeared. This job was then taken over
by the programmed EPLD_NESRIN.
Additionally, PAL_SELIN generates the MUXEN (CRT Controller
Multiplexer enable Signal), ENB (CRT Controller Enable Signal), INIT (Initialization
Signal and INHIB (Delay Counter inhibit signal). The INHIB signal was no longer used
after incorporating the EPLD_NESRIN.
To easily understand the design considerations of this unit we need to show
the memory map of the system. The memory map of the system is illustrated
in Table 1.





RAM 00000 - 7PFFP 00000 - 7FFFF
ROM 00000 - 7FFFF 80000 - BFFFF
MRRAM 100000 - 13FFFF 100000 - 13FFFF
68681
DUART
200040 - 20007F 200040 - 20007F
6845
CRT CONTROLLER
















CHR CLOCK INHIBIT REGISTER CHRINHIB: =CRTSYNC
RESET = CHRINHIB k IEXTSYNC
Figure 7. The implementation of the CHR Clock Inhibit Register in PAL_CAGRI
As seen in Table 1, the Memory Map of the ROM address space is
changed after initialization. During initialization the RAM and ROM address spaces
are the same. For copying the ROM to the RAM, this is necessary. When INIT signal
is low, the ROM is located at the addresses between 00000 hex and 7FFFF hex. The
CPU reads the initialization routine and the system software from the ROM at this ad-
dress and writes the same address to the RAM. This is done by choosing the "high"
R/W output of the CPU in the ROM Chip select equation (see Appendix E). Therefore,
the ROM Chip Select is asserted only during the READ cycle.
After initialization, the new ROM address space becomes 80000 hex -
BFFFF hex. This space is redundant for the address lines of the ROM. Since the ROM
does not use the A 15, A 16, A17 address lines, the actual physical address space for the
ROM during initialization is : 00000 hex - 7FFFF hex; and after initialization, 80000 hex
- 87FFF hex.
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The RAMs in the main memory do not use A 17, and A18 address lines.
Therefore, the actual address space for the RAMs during and after initialization is 00000
hex - 1FFFF hex.
Since the MRRAM does not use A 16 and A17 address lines, the actual ad-
dress space for it is (during and after initialization) 100000 hex - 10FFFF hex. We can
easily understand the generating the chip select and write enable signals with Chip Signal
Generating Table (see Table 2).
As can be seen from Table 2, the generation of RAM and ROM Chip se-
lect and Write Enable Signals are very straightforward. Two important signals at the
generation of RAM Write Enable signals : are the A0 and Al byte offset signals and the
SIZ0 and SIZ1 bus cycle port size signals from the CPU. The usage of these signals are
shown in Tables 3 and 4.
The RAMs work on the 32-Bit address space. In order to obtain the "dy-
namic bus sizing, it is necessary that the RAMWE signals be considered and handled
using A0-A1 and SIZ0-SIZ1 signals. Therefore, RAM Chip controls can be designed to
operate with any size of operands from 8-Bit to 32-Bit. The final design, incorporating
these considerations, is in the Appendix E, PAL_CAGRI.ABL listing file.
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Table 2. THE CHIP CONTROL SIGNAL GENERATION
A21 A20 A19 A18 A6 INIT R/U A1 AO SI so DS
RAMCS
X X X X X X X X X
X X X 1 X X X X X
RAMOE X X X 1 1 X X X X X
RAMUE1 X X X X X X
RAMUE2
X X X X 1 X X
X X X X X X
X X X X X 1 X
RAMUE3
X X X X 1 X X
X X X X 1 X
X X X X X
X X X X X 1 1
RAMUE4
X X X X 1 1 X X
X X X X 1 X 1 X
X X X X X X
X X X X X 1 1 1
ROMCS
X X X 1 X X X X
X 1 X 1 1 X X X X
MRRAMUE 1 X X X X X X
DUARTCS
(DUDCS)
1 X X X 1 X X X X X X
DUARTUE
(DUDUE)
1 X X X 1 X X X X X
CRTCS 1 X X X X X X X X X
CRTUE 1 X X X X X X X X
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Table 3. THE SELECTION OF THE BUS CYCLE BYTE OFFSET
Al AO OFFSET
L L +0 BYTES
L H +1 BYTES
H L +2 BYTES
H H +3 BYTES




H H 3 BYTES
L L L0N6W0RD
DSACKO and DSACK1 are also important chip control signals. These
signals are inputs to the CPU to acknowledge the bus cycle completion and the size of
the completed cycle. AS (Address Strobe) is the first sign of a bus cycle, and similarly,
DSACK signals are the last signs of the bus cycle. If DSACK signals are not asserted
after a bus cycle, that bus cycle can never be terminated. This is the most important
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handshaking occurring in the MC68020. The usage of the DSACK signals is given in
Appendix A, Table 7 on page 66.
The DSACK signal generation was changed after a miscalculation was dis-
covered in the program of PAL_SELIN. This miscalculation and the programming of
the EPLD_NESRIN are examined and explained in the section "Verification of DSACK
Bus Cycle Completion Signals" of Chapter IV.
At this point The INHIB register is no longer used (as explained at the
Chapter IV) in the section "Verification of the INHIB Output".
There are two more important implementations in PAL_SELIN : Enable

















ENABLE REGISTER ENB := (!DL.r® k ENB) § (DL'6 & !ENB)
Figure 8. The implementation of the Enable Counter Register in PAL_SELIN
The operation of the Enable register has been explained in Chapter IV in
the section "The verification of Enable Register".
c. Initialization of The VTG
The main idea about initialization has been taken from Tugcu
[Ref.3: p. 92 ].
As seen in Figure 9, the Reset2 (Q2) output of the reset timer unit is as-
serted and used to make the I nit out low. After the first main reset, reset2 is triggered
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and INIT output of the INIT Register goes to high. When the INIT output is low, the
Initialization is started and continues until an access to DUART address space occurs.
As soon as Duart Chip Select goes low, the INIT Register goes to high terminating the
Initialization. Further information about this process can be found in Chapter IV,
"Verification of INIT Register".
C. DESIGN AND IMPLEMENTATION OF DUART (KEYBOARD
COMMUNICATION) UNIT
The design and implementation of DUART unit is straightforward. The imple-
mentation of the unit is shown in Figure 3. The unit has its own time base oscillator
and can work asynchronously to produce its baud rates. The data lines D31-D24, be-
longing to the 8-Bit port of MC68020, are connected to the data line port of DUART














INITIALIZATION REGISTER INIT : -- (INIT ft RESET) # ( IDUDCS]
Figure 9. The implementation of the Initialization Register in PAL_SELIN
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address lines. CS signals of this unit are ge rated in the PAL_SELIN unit and the reset
line of DUART is connected to the main reset of the system.
The internal registers of this unit are set during the initialization according to the
configuration requirements of baud rate or parity bits, etc. Two separate ports exist in
order to communicate through the serial port of DUART. In the VTG port A was uti-
lized to receive the serial data from the keyboard RxDA input, and to acknowledge the
DUART buffer availability OP4 is used. Since no interrupt system is used on the VTG,
the communication routine must check the output buffers of the DUART during each
turn. The serial data received from the keyboard is read by the CPU as parallel data and
is processed there. As considered in Chapter V, the parallel I/O ports of the DUART
can be used for parallel communication with any peripheral device. Therefore to operate
this system only software is now necessary. Any type configuration may be done by
appropriate software since all necessary hardware connections and signals were supplied
in the system.
D. DESIGN OF THE CRT-CONTROLLER SYSTEM
The schematics of the CRT Controller is given in Figure 4 and 5. No operational
differences exist between these two schematics. However, in the latter schematic, the
gates used at the output stages ofCRT Controller were integrated in an EPLD, also used
as a delay counter at the CPU block of the system as well. There is no relation between
the part used in the CRT controller block and the part used in the CPU block. For
simplicity the first schematic is followed for explanations of the gates.
For design and implementation of this block, we utilize the block diagrams and the
explanations given by the Slater are used [Ref. 4: pp. 377-390]. The essential block di-
























Figure 10. The essential block diagram of MC6845 CRT Controller (Copied from
Reference 6)
As shown in Figure 10, there is a screen memory which is called "Memory Refresh
RAM" in our system. Both the CRT Controller and the CPU can access this memory
through the MUX (Multiplexer) unit. CPU accesses this memory within the time periods
as programmed, with the character data loaded and sent to the character generator
ROM.
Later these data are readdressed and accessed by CRT Controller and switched to
the latch in the same sequence as they were loaded into the memory. These data are
then switched to the character generator via latch to obtain a smooth data flowing. The
character generator's row addresses are controlled by the row address select outputs of
the CRT Controller. The CRT Controller gives the appropriate row numbers to the
character generator to generate the dots belonging to the current scan line. This is ex-
plained in Figure 11.
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lit 2nd 3rd 4th 5th 6th 7th
Character Character Character Character Character Character Character
DOiilllGDOI3DDDI3QilHiDDDDDDDDDmiOaDOiHODDIODQaD
First Line of a Character Row
1st 2nd 3rd 4th 5th 6th 7th
Character Character Character Character Character Character Character
* * >>/ " ** * »,* * «.< * .« * »« * >
onilll^ODUDOOiDDiilllOODDDUDODIHlDDDDIIIDDDIDDDiO
DIDOOOIGOeaaDDIODIOOOODOOOOOODOIDOOIDDIDODIDDaOODBD
Second Line of a Character Row
1st 2nd 3rd 4th Sth 6th 7th
Character Character Character Character Character Character Character
ooaBaaoooanDDoa^OBBBBaoooooDOOOBBBBODOoaBaDOOBOOoao
OBCIODOBDaBBDODBOOBOOOOODOOODOOOBOOOBQOBODDBOOBOODBO
OBOOODB008000OBD OB OOODOOOODODOOBODOB DOB OOOBODBOOOBO
Third Line of a Character Row
1st 2nd 3rd 4th 5th 6th 7th








Seventh Line of a Character Row
Figure 11. The generation of the text-video lines (Copied from Reference 4)
As seen in Figure 11, at the beginning of the each scan line, the number of the
character row is entered to the Character Generator ROM by the CRT Controller.
Meanwhile, the CRT Controller begins to increase the addresses from the left-most
character on the screen. During this scanning period from the left to the right of the
screen, at each character line period, the dots belonging to one row of that character
sequentially appear on the screen. This line period equals the period between two hori-
zontal synchronization pulses, and is 63.45 microseconds for the NTSC standard video
signal. Repeating the same sequence for each character row, the whole text-line/lines
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will be completed on the screen. The dot configuration of the character generator
(NATIONAL SEMICONDUCTOR MM52116FDW) [Ref. 5: p.(9-17)] used in VTG is
on the Figure 12. As we see from this figure, there are 9 rows and 5 columns for each
line character lines. This means that the lines must be scanned 9 times to complete a
video-text line.
The shift register forwards the character dots to the screen. The shift register is
loaded by character clock rate (2 MHz) and shifted to the screen with the dot rate of 16
MHz in VTG.
Now, the explanation of the CRT Controller from the schematic ofCRT Controller
block in Figure 4 on page 13 can be continued, from the CPU and from the CRT
Controller enter the MUX unit. The output of the MUX unit is selected by the MUXEN
signal. MUXEN signal is low at the low part of the ENB (Enable) signal if MRRAM
address space is selected. When MUXEN is low, the write enable of the MRRAM is
asserted. Thus, the data from the CPU is stored in the MRRAM. When MUXEN is
high, Memory Refresh addresses of the CRT Controller are enabled. At the same time,
MUXEN signal cuts the connection between the data lines of CPU and MRRAM and
since MUXEN is high, MRRAM begins to retrieve the data previously stored in it
through the data lines to the IC19 edge triggered latch independently from the CPU.
The data has then transferred to the character generator ROM at the character clock
rate. At this time, the related row address information is sent to the character generator
ROM. The character generator ROM retrieves the necessary dot data and sends them
to the IC24 parallel to serial register. The dot information is loaded to the shift register
with the character clock rate and shifted from the shift register at the dot rate to the
IC25D EXOR. This video output is EXORed with the CURSOR ENABLE signal and
8th Bit of the IC19 latch's output. CURSOR ENABLE and DISPLAY ENABLE


































































































































































































































































































































































































Figure 12. The dot configuration of the Character Generator on VTG (Copied from
Reference 5)
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from the shift register. Also the 8th bit of the IC19 is one clock cycle ahead of the video
signal and is delayed for one clock cycle by IC27 latch. The 8th bit of MRRAM output
is fed to the serial input of the shift register to draw the lines on the screen by appro-
priately programming this bit. Otherwise, the 8th bit of the MRRAM would be wasted.
The synchronization signal outputs of the CRT controller are active-high and there they
are NORed by using two inverter and one AND gate. The output of this and gate jives
an active low composite synchronization signal.
1. Programming the Internal Registers of MC6845 CRT Controller










4 3 2 1 7 6 5 4 3 2 1
1 X X X X X X X - _ - S
X X X X X X Address Register - No Yat
HO Hontonlel Tolll Char. No Yas
1 R1 Honionui Displayed Char No Yas
1 R2 H Sync Position Char No Yas
j 1 1 R3 H Sync Width Cha' No Yas
1 R4 Venice! 1ot»i Char. Row No Yas
1 1 1 RS V Tot»l Ad|u»t Scan Line No Y*. ^ x
1 1 R6 Vertical Displayed Char Rom No Yas ^
1 1 1 R7 V Sync Position Char Row No Yas \
R8 Interlace Mode _ No Yas ^s
1 R9 m.i Scan Line Address Scan Line No Yas
^
XX
1 RIO Cursor Start Scan Line No Yas B p (.Note t)
1 1 R11 Cursor End Scan Line No Yas X
1 R12 Start Address (H) - No Yas ^
1 1 R13 Start Address IU _ No Yas
1 1 R14 Cursor (HI - Yes Yas
1 1 1 R15 Cursor IL) _ Ya. Ya.
1 R16 L.0M Pen (HI _ Yet No
1 1 R17 L^t Pen (LI - Yes No
I: Bit 5 ol the Curior Start Raster Register
Bit 6 is used to select blink or non blink
is used lor blink period control, and
As seen in Table 5, in the MC6845, RO through R17, 18 internal registers con-
figure the operation of CRT Controller. When CS is asserted and RS (Register Select)
input is low, the address register of the CRTC is accessed through the first 5 bits of
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MC6845 data port. To access an internal register, when CS and RS is low, the number
of register to be accessed is input into the address register. Then the RS input is selected
high while CS is low to access this addressed register. During RS high, any 8 bit number
can be input into the selected register to configure the CRT Controller.
E. DESIGN OF THE VIDEO PROCESSING (VIDEO-SYNCHRONIZATION AND
MULTIPLEXING) UNIT
This block was designed and implemented to separate the horizontal synchroniza-
tion signal from the composite video signal. Utilizing a dual one-shot multivibrator, a
video displaying signal is produced from this separated synchronization signal. This
signal is used to multiplex the Video-Text signal and the Exterior-Video signal on the
same screen. Separate video (as chroma and luminance) or composite video signals can
be handled by this block. A schematic of this block is shown in Figure 6.
The first unit in the block is a NE592 wide-band video amplifier. This amplifier is
used as a buffer and input level adjuster. It also makes the offset adjustment of the input
video possible. The output of this unit is fed to clamp circuitry, which clamps the zero
reference of this video signal to any offset voltage value between -5 and + 5 volts. The
clamp circuit consists of an analog switch and a clamp capacitor. It charges the clamp
capacitor during the synchronization pulses and at other times when a charged voltage
level is added to the level of the video signal. With the clamp circuit, the offset value
of the output of NE592 always stays at the set value. This is because of the need to
make voltage comparisons in the LM31 1 voltage comparator unit. This unit is adjusted
by a P3 potentiometer so that the LM311 is triggered at the each synchronization pulse
encountered. By C9 R9 low-pass filter, the high frequency components of the video
signal are filtered before entering the PLL (Phase Locked Loop) unit. The PLL unit is
tuned to the horizontal synchronization frequency used in NTSC system (15750 Hz).
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The PLL unit does two jobs. When no video input occurs, the output of PLL unit has
an oscillation which is used to keep the clamping the output signal of the video amplifier.
Otherwise, when there is no output from LM311, there will be no clamp, and if there
is no clamp, no voltage comparison will occur, causing the system will to go into a vi-
cious cycle.
The PLL unit also gives a very sharp and stable output signal by using the output
from voltage comparator. This is because the PLL unit is not affected by some inter-
mittent peaks with frequencies different from the "Locked Frequency". The "Locked
Frequency" of the PLL is adjusted by P5 potentiometer.
The next unit is 74221 dual unretriggerable one-shot multivibrator. The first half
of this unit is triggered by each horizontal pulse from PLL unit. Its duration is as long
as necessary to cover the color-burst area of the video signal. That is, the falling this
signal occurs at the beginning of the visible area of the video signal. The timing of this
period is adjusted by P8. The second half of the 74221 is triggered upon the falling of
the first signal from high to low. Once this signal is triggered, it stays at high until the
end of the visible area on the video picture. This signal also falls to low almost 5
microseconds before the horizontal synchronization pulse.
By driving the output of this unit to the control inputs of the multiplexer analog
switches, multiplexing of two video signals is enabled, one from exterior video supply,
the other is the Text-Video. Since the text-video is synchronized with the horizontal
synchronization pulses from the PLL in the PAL_CAGRI, the timing of multiplexing
and text-video outputs match each other. If it is desired, by disabling the multiplexing
(controlling the input of IC34A) only the Text-Video can be operated.
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IV. HARDWARE VERIFICATIONS
All the PALs (programmable Logic Devices) and EPLDs (Erasable Programmable
Logic Devices) have been verified to make sure if they were properly programmed ac-
cording to the system requirements and if they are working satisfactorily. For this ver-
ification, a binary counter was used with a maximum bit number equal to the maximum
input variables used in the PALs and EPLDs. This binary counter was connected to the
input pins of the devices to be verified. The output of the logic devices has been con-
nected to the Logic Analyzer HP1651A. The counter was operated at a clock rate of
16 MHz which is the highest available frequency on the Video-Text Generator (VTG),
although the PALs and EPLDs can work at higher speeds of up to 30 MHz and higher.
The HP 1651A logic Analyzer used at the verification was configured and set ac-
cording to the requirements of the programmed device. As the device was tested, the
Analyzer, if the device works properly as programmed, catches the set point and shows
it in the middle of the screen. The Analyzer takes samples over a large period of time
as compared to the maximum frequency used in the device to be verified. The highest
frequency possible is 28.5 Mhz. The Analyzer stores the events up to the set point and
after the set point, but portrays the events at the set point to the middle of the screen.
The outputs of the PALs or EPLDs can be checked to see if the design requirements are
fulfilled. Also, the time durations between events are measured using the X and cur-
sors on time axes graphically, or numerically from the screen. This feature is so helpful
that the rising and falling time delays of the gates can be seen instantly from the Ana-
lyzer screen.
In following verifications, some miscalculations were figured out during the exper-
imentation. Those were related with the DSACKO and DSACK1 outputs from the
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PAL_SELIN. One of them was that A21 was thought to be a part of the DSACKO
equation in the PAL_SELIN program. The reason of this miscalculation was to assume
that the Memory Refresh RAM works longword wise (32-Bit). However, it works
byte-wise distinguishing from the main memory. This address line was in both DSACKO
and DSACK1 equation. Therefore in the latest programmed EPLD (EPLD_NESRIN),
DSACKO and DSACK1 were reconsidered and programmed according to the bus com-
pletion requirements.
The other miscalculations were related with the bus completion consideration of the
ROM and CRT controller. The ENB signal has to be free-running. This condition was
obtained by connecting the "CLKINHIB" input of the EPLD_SELINJR to ground.
But, using a free-running frequency, it was impossible to give six clock cycles of delay
to the bus completion timing of the ROM using the EPLD_SELINJR delay counter.
The reason is obvious : the ROMCS signal is asserted when the AS signal goes low (as-
serted), and since DLYO and DLY6 signals are free-running, these signals and AS signal
would inconsistently catch each other. Finally, the delay given to the bus completion
of timing the ROM would be inconsistent and consequently be impossible to give six
clock cycles of delay to the ROMCS signal beginning from the assertion ofAS (Address
Strobe). So, the implementation of a separate three bit binary counter in the new
EPLD_NESRIN program was included. This counter has been reset continuously
whenever the AS is high. Then when AS goes to low (while ROMCS is asserted), the
counter begins to count from zero. When the QA, QB, QC outputs become high (binary
seven) the DSACKO will be asserted to complete the ROM bus cycle (see Appendix G).
The last mistake on the DSACKO output was related to the CRT Controller-bus
completion. The DSACKO signal had to wait for the high to low edge of the ENB sig-
nal, for assertion. But it would never see that edge of the ENB signal. The correction
of this problem is going to be considered next.
In Summary, recently programmed EPLD (EPLD_NESRIN); DSACKO, DSACK1,
DLY1 and DLY2 signals were reconsidered and the necessary input signals ROMCS,
MUXEN, DUDCS, and DUDTACK were included.
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A. VERIFICATIONS OF THE PALS AND THE EPLD
1. VERIFICATION OF THE PAL_SELIN
a. Verification of the Enable Register
|SELIN I- Timing Hovetorms
Markers | Time | X to Trig | 217.2 u"s~1 .
Accumulate I Off I to Trig | 108.1 uc |
Tlme/Dlv | 20.00 us~| Delay | 190.6 u"s~l
o
I Time X to I -109-1 us










Figure 13. Verification of Enable counter in PAL_SELIN
As seen in Figure 13 when one cycle after DLYO becomes high, the enable
signal goes to low. After one clock cycle from the DLY6 became high, the enable signal
goes to high. Therefore, the enable signal, which is the output of the enable register in
PAL-SELIN, stays for six clock cycles at low, and four clock cycles at high. Previously
it was designed to hold the counting of DLY counter in EPLD_SELINJR by detaining
the CLKENB at high during AS (Address strobe) to low and DLYO to high to make the
synchronization possible between DLY signal and AS signal. However, this idea did not
work because stopping the enable counter affects the data transfer directly from CPU
to CRT CONTROLLER, causing it to disable the initialization phase. To recover this
problem the CLK enable input of EPLD_SELINJR (pin 11) was grounded. Since the
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synchronization is not so important between AS and ENABLE signals, DLYO signal
would not have to wait until AS goes to high.
b. Verification of the INHIB Output
ISELIN )- Timing Hove forms
Markers Time | x to Trio | 171 6 us | [lime X to | -109.1 us
Accumulate
I
Off | o to Triq 1 62.50 us |. At 1 X Marker| | AS






IDLVO elli I I
|0LV6 ell|








Figure 14. Verification of INHIB output in PAL_SELIN
As we explained before, this output is no longer used. However the verifi-
cation is shown here. When AS is low and DLYO output of EPLD-SELINJR is high,
INHIB output becomes high. At this point DLY Counter would wait for AS=1.
During this phase the DLY counter would halt the counting. When AS becomes high,
DLY counter counts up from when INHIB goes to low. However, this was a logical
error. It would be better if DLY counter counts whenever AS = 0. Therefore this im-
plementation was then cancelled by grounding the CLK enable of the EPLD_SELINJR.
We gave this up to synchronize the ENB signal with the AS signal as it was not a com-
pulsory requirement. The printout of this verification is shown in Figure 14.
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c. Verification ofINIT (Initialization) Register
The implementation of the initialization circuit was shown in Chapter
III, Figure 9. As mentioned before, there are two reset signals preceding the initializa-
tion signal. The first reset signal with a duration equal to 520 times the CPU clock rate
is to reset the whole system. Since the clock frequency is 8 MHz, 520 times 125 ns
equals to 65000 ns. This value in the system was adjusted as 70 microsecond. The sec-
ond reset signal is asserted by going high to low upon the first one goes low to high.
The second one drives the INIT register with a duration of 1.8 microsecond. In order
to avoid from some consecutive INIT signals, the second reset signal is deleted when
INIT signal is asserted. As seen in Figure 15, the duration of the second reset signal
comes down to the 50 ns. This is just equal to the half clock cycle used in the simulation.
When the half clock cycle after the reset2 is asserted, the INIT signal becomes consist-
ently low and stays at low until the end of the initialization phase. When first read to
the DUART by the CPU, this phase is terminated and INIT signal becomes high. This
condition has been seen in the Figure 15. The assertion of the INIT signal is terminated
upon AS = 0, A6= 1, A21= 1, by asserting the DUART chip select.
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tlarkers I Time | X to Trig | -1 .310 us | | Time X to D | -70 ns
Accumulate {Off | to Trig | -1 . 360 u"c~| At 1 X riarlrer] | AS |














Figure 15. Verification of INIT register of PAL_SELIN
d. Verification ofDSACK Bus Cycle Completion Signals
( 1) The First Conditions of DSACKO and DSACKJ outputs. The first
conditions of the DSACKO and DSACK 1 are the same (see Appendix IV). When
AS = 0, A20=0, ROMCS= 1, DUDCS= 1 CRTCS= 1, the both of the DSACKO and
DSACK 1 outputs are asserted as seen in Figure 16. In this condition DSACKO and
DSACK 1 will be asserted when no 8-Bit port is selected, that is, 32-Bit port is selected.
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|SELIN ]- Timing Haveforws
Markers | Time 1 x to Trig 1 73,0 n"s~| | Time X to D I 230 ns
Accumulate 1 Off | to Trig [ 960 ne
"1 At | X Marker] | AS |
Time/Div | 100 ns | Delay I 1 .070 us I
x o
Figure 16. Verification of the First Conditions of DSACKO and DSACK1 Bus
Completion Signals
(2) The Second Condition of DSACKO output. According to the second
condition of the DSACKO Bus Completion signal output when ROMCS = and
DLY6= 1, DSACKO is asserted as seen in Figure 17. However, when ROMCS is as-
serted, AS goes to high. This is actually impossible because none of the memory select
signals are asserted when AS= 1. This is because the ROMCS signal has been generated
in another PAL, "PAL_CAGRI". So, during simulation we drive the ROMCS input is
driven to the PAL_SELIN directly from a bit output of the simulation counter and it
leads to be seen as if there was a trivial result. The assertion of DSACKO output in
Figure 17 is shown between X and cursors.
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5EL IN ]- Timing Move forms
Markers I Time | X to Trig | 1 .420 u"s~|
Accumulate {Off | to Trig | 1 .-dop us |
Tlme/Dlv £ 100 ns~) Delay | I . 120 us |
I
Time X to D | 70 ns
At | X narker | | AS |
1
x o
Figure 17. Verification of the Second Condition of DSACKO Bus Completion Signal
(3J The Third Condition of DSA CKO Output. The third condition of the
DSACKO equation requires that if CRTCS is high and ENB signal is high, DSACKO
must be asserted. That means, if CRT Controller Chip is selected, during the high cycle
of the ENB signal, the data transfer to or from the CRT Controller will be accom-
plished. This design consideration was also changed after a miscalculation was discov-
ered. According to the data manual of MC6845 [Ref. 6: p. (1-166)], data transfer to
or from the registers of MC6845 CRT CONTROLLER is performed at the high to low
edge of the ENB (Enable) signal. Ifwe would not change this condition, since we choose
the high part of the ENB signal we would never have a chance to see the high to low
edge of this signal. Because whenever ENB signal becomes high, DSACKO signal would
be immediately asserted attempting to terminate the bus cycle. In order to recover this
problem, another EPLD (EPLD_NESRIN) has been programmed to select the DLY2
output for generating the DSACKO signal by using the Q3-Q1 DLY counter outputs of
the EPLD-SELINJR. Doing this allowed the high to low edge of the ENB signal to be
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visible, as when the DLY2 output of the DLY counter is high, the ENB signal is still low.
The DLY1 was not chosen because there may be some guiches du-mg the high to low
transition of the ENB signal. The ABEL program for this purpose is on the Appendix
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Figure 18. Verification of the third condition of the previous implementation of
DSACKO signal output
(4) The Fourth Condition ofDSACKO Output. This verification is related
to the completion of the bus cycle of the DUART and straightforward. When DUDCS
output is low (DUART chip select is asserted), DSACKO signal waits for the
DUDTACK (Duart Data Transfer Acknowledge) output to fall to low. When
DUDTACK becomes low, DSACKO signal terminates the DUART bus cycle by going
to low. This is very straightforward because DUART has its own time base and the
timing of the bus cycle is handled by itself. As seen in Figure 19, when A21 = 1, A6= 1,
AS = (that means DUART chip select was asserted), when the DUDTACK signal goes
to low, the DSACKO signal becomes low by completing the bus cycle.
40
SELIN ]- Timing Hoveforas
Markers | Time | x to Trig [ -30 ns \ | Time X to D I 120 ns
Accumulate | Off | to Trig | 90 ne~l At | X Marker] I AS I












Figure 19. Verification of the fourth condition of the previous implementation of
DSACKO signal output
(5) The Fifth Condition of DSACKO Output. This condition is to the
complete the Memory Refresh Ram's bus cycle. According to the MUXEN equation
at the PAL_SELIN program, when AS = 0, A20= 1, A21 = 0, and ENB = 0, the MUXEN
signal is asserted by going to low. The MUXEN signal enables the Write enable con-
dition of the Memory Refresh RAM and directs the data flow from the CPU to
MRRAM by asserting the G (direction control) input of the IC22 (Transceiver) in Fig-
ure 5. By including this signal in the DSACKO equation, the signal can be terminated
when MUXEN is low as no delay is necessary for the RAM with its access time as fast
as (85 ns). The printout of this verification is show in Figure 20.
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Figure 20. Verification of the fifth condition of the current implementation of
DSACKO signal output
e. Verification ofMUXEN-CR T CONTROLLER Multiplexing signal Output
As we explained in the preceding section, when AS = 0, A20= 1, A21 =
ENB = 0, the MUXEN (Multiplexer Enable) is asserted by going to low. This condition
is verified as can be seen in Figure 21.
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Figure 21. Verification of MUXEN (Multiplexer Enable signal) output
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/ Verification ofDUDCS (DUART Chip Select signal) Output
For assertion of the DUDCS, system requirements are A21 = 1, A6= 1, and
AS = 0. This is verified properly in Figure 19.
g. Verification ofDUDWE (DUART Write Enable signal) Output
Verification also occurred that when A21 = 1, A6= 1, DS = 0, RW = 0, as in
the PAL_SELIN program, the DUDWE signal is asserted. This condition is shown in
Figure 22.
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Figure 22. Verification of DUDWE (DUART Write Enable signal) Output
h. Verification of CR TCS (CR T CONTROLLER Chip Select signal) Output
In order to assert CRTCS, A21=l, A6 = 0, AS = 0, as according to
PAL_SELIN program and design requirements. This verification is given in Figure 18.
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i. Verification ofCRTWE (CRT CONTROLLLR Write Enable signal) Output
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Figure 23. Verification of CRTWE (CRT Controller Write Enable signal) Output
As seen in Figure 23, A21= 1, A6 = 0, DS = 0, RW=0 to assert CTRWE. Therefore,
the verification of this condition was obtained.
2. VERIFICATIONS OF THE PAL-CAGRI
In this section the printouts of verifications of the PAL_CAGRI are given. The
details about the design and system requirements have been previously mentioned.
Therefore, in this section, we are going to shortly explain the verifications. The re-
quirements to be verified here, can be determined from the PAL-CAGRI program in
Appendix E.
a. Verification ofMRRAMWE (Memory Refresh RAM Write Enable signal)
Output
For the verification of Write Enable of MRRAM (Memory Refresh RAM)
it is necessary that A20= 1, A19 = 0, A18 = 0, DS (Data Strobe)=0, and RW = 0. It can
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Figure 24. Verification of MRRAM (Memory Refresh RAM Write Enable Signal)
Output
b. Verification ofRAMCS (RAM Chip Select signal) Output
( 1 ) The First Condition of RAMCS Output. In order to assert the
RAMCS signal, the first condition must be A20=0, A19 = 0, INIT= 1, and DS = 0. As
seen in Figure 25, the verification fulfills this condition.
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Figure 25. Verification of the first condition of RAMCS (RAM Chip Select) Output
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(2) The Second Condition of RAMCS Output. This condition needs to
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Figure 26. Verification of the second condition of RAMCS Output
c. Verification ofRAMOE (RAM Output Enable Signal) Output
The verification of RAMOE (RAM output enable) needs to be A20 = 0,
A 19 = 0, INIT= 1, RW= 1, in order to assert this signal. Figure 27 shows us that the
verification is satisfactory.
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Figure 27. Verification of RAMOE (RAM Output Enable Signal) Output
d. Verification ofRAMWEI (RAMI Write Enable Signal) Output
For the assertion of this signal, it must be A20 = 0, A 19 = 0, Al = 0, A0 = 0,
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Figure 28. Verification of RAM 1 Write Enable Signal Output
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e. Verifications of RAMWE2 (RAM2 Write Enable Signal) Output
(1) The First Condition of RAMWE2 Output. When A20=0, A19 = 0,
A1 = 0, SO(SIZO) = 0, DS = 0, and RW=0 the RAMWE signal has to be asserted. The
Figure 29 verifies that this condition has been met.
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Figure 29. Verification of the first condition of the RAM2 Write Enable
(2) The Second Condition of RAM IVE2 Output. The Figure 30 verifies
that the RAM 2 Write Signal Enable is asserted when A20=0, A 19 = 0, Al = 0, A0= 1,








Time | X to Trio \_ -990 ns |
-920 nc |
-950 ns |
I Time X to 1
At | X rlarker|Accumul 1 Off | to TrtQ | Ids 1






IR«r|CS alll " i
ipAhde alB 1 1
1
'














Figure 30. Verification of the second condition of the RAM2 Write Enable Signal
(3) The Third Condition of RAMWE2 Output. When A20 = 0, A 19 = 0,
A1 = 0, S1(SIZ1)= 1, DS = 0, and RW = 0, the RAM2 Write Enable is asserted. The
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Figure 31. Verification of the third condition of the RAM2 Write Enable Signal
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f. Verification ofRAMWES (RAMI Write Enable Signal) Output
(1) The First Condition of RAMWE3 Output. In order to meet the first
condition of the RAMWE3, it must be A20 = 0, A19 = 0, Al = 1, A0 = 0, DS = 0, RW = 0.
As we see in Figure 32, this condition was verified.
1CAGRI ]- Timing Waveform
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Figure 32. Verification of the first condition of the RAM 3 Write Enable signal
(2) The Second Condition ofRAMWEI Output. The requirement in or-
der to meet this condition is A20 = 0, A19 = 0, A1 = 0, S1(SIZ1) = 0, S0(SIZ0)=0,
DS = 0, and RW = 0. As seen in Figure 33, the assertion of this signal has been verified.
50




| Time | x to Trig | -140 p"s~| | Time X to | 140 ns
ote | Off | to Trig | s~] At 1 >: rlarker| 1 PS |






Figure 33. Verification of the second condition of the RAM 3 Write Enable Signal
(3) The Third Condition ofRAMWE3 Output. When A20 = 0, A 19 = 0,
A1=0, S1(SIZ1)=1, S0(SIZ0)=1, DS = 0, and RW = 0, the RAM 3 Write Enable has to
be asserted. As we see in Figure 34, the verification is satisfactory.
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Figure 34. Verification of the third condition of the RAM3 Write Enable Signal
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(4) The Fourth Condition ofRAMWE3 Output. The fourth condition of
the RAMWE3 requires that A20 = 0, A 19 = 0, Al =0, A0= 1, S0(SIZ0) = 0, DS = 0, and
RW=0. The verification of this condition is shown the Figure 35.
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Figure 35. Verification of the fourth condition of the RAM 3 Write Enable Signal
g. Verification ofRAMWE4 (RAM4 Write Enable Signal) Output
(1) The First Condition of RAMWE4 Output. The first condition of the
RAMWE4 requires A20 = 0, A19 = 0, A0= 1, S1(SIZ1)= 1, S0(SIZ0)= 1, DS = 0,
RW = in order to assert the RAM4 Write Enable. The verification of this condition
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Figure 36. Verification of the first condition of the RAM4 Write Enable signal
(2) The Second Condition of RAM IVE4 Output. The second condition
of the RAMWE4 requires A20 = 0, A19 = 0, S0(SIZ0) = 0, S1(SIZ1) = 0, DS = 0, RW =
in order to assert the RAM4 Write Enable. The verification of this condition is shown
in the Figure 37.
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Figure 37. Verification of the second condition of the RAM4 Write Enable Signal
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(3) The Third Condition ofRAMWE4 Output. The third condition of the
RAMWE4 requires A20 = 0, A 19 = 0, A0= 1, Al = 1, DS = 0, RW = in order to assert
the RAM4 Write Enable. The verification of this condition is shown in Figure 38.
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Figure 38. Verification of the third condition of the RAM4 Write Enable Signal
(4) The Fourth Condition of RAMWE4 Output. The fourth condition of
the RAMWE4 requires A20 = 0, A19 = 0, Al = 1, S1(SIZ1)=1, DS = 0, RW=0in order








Time ~| x to Trig £
Off | to Trig I 120 nT
Delay | 100 ns~l
60 ns | [Time X to | 60 ns
10 ns
At | X Marker"] | PS
o
EST 21
Figure 39. Verification of the fourth condition of the RAM4 Write Enable Signal
h. Verification ofROMCS (ROM Chip Select Signal) Output
( 1 ) The First Condition ofROMCS Output. As a first condition, in order
to assert the ROM Chip Select signal it is required that A20 = 0, A19 = 0, INIT=0,
RW= 1, and DS = 0. Figure 40 verifies this condition.
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Figure 40. Verification of the first condition of the ROM Chip Select Signal
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(2) The Second Condition ofROMCS Output. The second condition, re-
quires A20 = 0, A19= 1, A18 = 0,INIT= I, RW= 1, and DS = in order to assert the
ROM Chip Select signal. The Figure 41 verifies this condition.
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Figure 41. Verification of the second condition of the ROM Chip Select Signal
i. Verification ofCHRINHIB (CHR Clock Inhibit Register) Output
The CHR Clock Inhibit Register is in the PAL_CAGRI and makes the
synchronization between exterior and text-video horizontal synchronization signals
possible. This D-Flip Flop accepts the CHR (Character) clock signal as a clock signal
and then the Horizontal synchronization output of the MC6845 enters the D input of
this register (see Figure 7). The Horizontal synchronization signal of the exterior video
from the video synchronization unit is used as a reset signal. The output of this register
goes to the count inhibit input of the Character clock counter. So, if this output is high,
there is no longer a clock signal. At that time, the output of this register stays at high
until the exterior horizontal synchronization signal goes to low (synchronization pulse
asserted). When the exterior signal goes to low, since the condition of "EXTSYNC =
and CHRINHIB= 1" was selected as a reset equation, the output of this register goes
to low. This means that the text-video synchronization signal is halted until the exterior
one becomes low. Then the counting resumes. As result of this operation, two separate
synchronization signals has been synchronized. This situation is portrayed in
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Figure 42. The CRTSYN signal and EXTSYN (exterior synchronization) signal at the
beginning is out of phase. But when the CHRINH (Character Counter Inhibit) signal
is asserted as required from time to time, these two signal catch and lock onto each other.
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Figure 42. Verification of CHRINH (Character Counter Inhibit ) Signal
3. VERIFICATIONS OF THE EPLD-SELINJR
a. Verification of DL YO, DL Y6, and Q0-Q3 Outputs
The ENB (Enable ) signal used in the CRT controller unit, is made up of
10 clock cycles of 125 ns. For six clock cycles, it is low and for four clock cycles, high.
For the generation of the DLY0 and DLY6 signals, the output of a 4-bit delay counter
is used. When the counter at zero state DLYO is high for one clock period. When
counter is at the sixth state DLY6 is high for one clock period. By by using these
signals, the ENB register in the PAL_SELIN goes high at the sixth clock and after four
clock, goes low, when DLYO goes high. These conditions are clearly shown in
Figure 43. The CLKENB signal of EPLD_SELIN is no longer used at this point. The
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The Q0-Q3 outputs of this EPLD goes to 10-13 inputs of EPLD_NESRIN to generate
DLY1 and DLY2 signals (see Appendix G).
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Figure 43. Verification of Delay counter
b. Verification of TEXVI (Text Video) Output
The verification of the CRT Controller combinational circuits during
ENBLN (Enable Line), DISEN (Display Enable), and DOTCLK inputs are high, as
shown in Figure 44.
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Figure 44. Verification of CRT Controller Combinational Circuit
c. Verification of TEXSN ( Text Video Synchronization) Output
The horizontal and vertical synchronization outputs of the MC6845 CRT
controller chip are ORed with each other in order to generate the composite video signal.
The verification of this condition is shown in Figure 45.
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Figure 45. Verification of Synchronization Signal outputs
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B. VERIFICATIONS OF THE OTHER UNITS
The other components used in the CPU unit ( seen in Figure 3) are the RAM and
ROM memories and DUART chip. On the CRT Controller unit (as seen in Figure 5)
the connections are straightforward and there is almost no other way to implement this.
In both these units, the components or the sub units are too difficult to verify or some-
times impossible, without operating the whole system. Therefore, those were not veri-
fied. However, they should have been verified at the time in which the satisfactory
system operation was obtained.
The last unit, the "synchronization and multiplexing" unit, has been verified from the
very beginning of the design and implementation phase. Actually, it had been designed
throughout the satisfactory verifications. The operation of that system has also been
demonstrated during the thesis presentation. Any further verification was considered
unnecessary.
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V. CONCLUSIONS AND RECOMMENDATIONS
A. CONCLUSIONS
In this thesis, a stand-alone microcomputer based on video-text generation was de-
signed and implemented. This system can operate independently without the need for
other devices.
This system was primarily designed as an educational microcomputer system with
its own video-text output. The system is designed to run at 16 MHz, the maximum clock
speed of the MC68020 CPU. Because the system was implemented using "wire wrap"
(which can cause "cross talk" between connection lines) the optimum speed estimated
was 8 MHz. Once the system is functional nothing is additionally required to run the
system at 16 MHz, because the dot clock signal of the CRT Controller is already set at
16 Mhz and the system was designed so that the memory timing allows 16 MHz clock
operation. The only thing that cannot be changed is the character clock rate of the CRT
Controller, which is 2 Mhz. Its maximum clock speed is 2.5 MHz and this clock rate
of 2 MHz was selected during design.
Although all the units and the programmable devices in the system were tested and
verified as shown in Chapter IV, a satisfactory system operation could not be obtained
since the system software is not yet available. Nevertheless, this system was designed
to function with all necessary units and the hardware system was validated.
The analog part of the system works as expected. Using this part (the synchroni-
zation and multiplexing unit) the system can place its text-video output onto another
NTSC standard video signal.
B. RECOMMENDATIONS AND FUTURE STUDIES
The VTG system was implemented using "wire wrap". The "wire wrap" is preferable
for fast implementation of a prototype, however, it causes "cross talk" between the lines
and makes it difficult to troubleshoot. Therefore, it is recommended that the VTG be
replaced on a PCB (Printed Circuit Board) to eliminate these kinds of problems.
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For future study the following improvements may be made to the VTG system :
• A sophisticated keyboard routine to support any kind of complicated keyboard
operations.
• The initialization register tables of the CRT Controller placed in a separate ROM
as a firmware.
• A versatile communication routine written to communicate with several kind of
peripheral such as printers or other microcomputers through the parallel output
port ofMC68681.
• The light pen feature of the CRT Controller operated and some improved text
processing software written to use this feature.
• Adding a second synchronization unit to synchronize the text-video with the color
burst signal of the exterior video signal, to obtain a colored video-text-generation.
• Adding the 63484 ACRTC (ADVANCED CRT CONTROLLER) chip to the sys-
tem, to obtain advanced graphics. This will require MMU firmware modification.
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APPENDIX A. MC68020 SIGNAL DESCRIPTION
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Figure 46. MC68020 Pin Assignment for RC, RL, and RP Suffix (Copied from
Reference 2)
A. ADDRESS BUS SIGNALS
(A0-A11)
• Address Bus outputs work as 3-state (This feature makes possible the "Direct
Memory Access" by DMAC's).
• Address bus provides the addressing up to 4 Gigabyte.
• A6, A 18, A 19, A20 and A21 outputs are used to generate the chip-select and the
chip-control signals on the Video Text Generator.
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B. DATA BUS SIGNALS
(D0-D31)
• Data Bus inputs/outputs work as 3-state (This feat re makes possible the "Direct
Memory Access" by DMAC's).
• Data bus provides data exchange between MC68020 and the other devices (like
peripheral adaptors, CRT Controllers, Memory units, etc.).
• On the Video Text Generator, DO through D31 are used for RAMs (62256LP), and
D24 through D31 are used for EPROM (27C256), DUART (MC68681), and
CRT-CONTROLLER (MC6845) those work only byte-wise.
• Byte-wise Data Transfer is only available through the D24-D31 Data port.
C. TRANSFER SIZE SIGNALS
(S/ZO, SIZ\)
• These outputs work as 3-state.
• They show us how many bytes of an operand remained to be transferred in a bus
cycle, as seen in Table 6.




• This output works as 3-state output.
• Informs the availability of valid function code, address and read-write information
on the bus.
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H H 3 BYTES
L L LONGWORD
• It is used on the address decoder as a synchronization pulse.
E. DATA STROBE
(DS)
• This output works as 3-state output.
• During the read cycle, it triggers the slave device to drive the data bus. During the
write cycle it shows that a valid data is available on the data bus.
• For thesis research this output was used as an input to the
ADDRESS-DECODER-PAL in order to generate chip select signals.
F. READ-WRITE
(RlW)
• This output is a 3-state output.
• During the read cycle to an external device, a High level appears on this output.
In contrary, during the write cycle, to an external device a Low level appears on
this output. If there is neither a write nor read cycle it becomes open (High
impedance). This output is therefore used to determine the read or write positions
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of the RAM's and to enable the chip select of RAMs during initialization only and
ROM on the Video Text Generator.
G. DATA BUFFER ENABLE
(DBEN)
• This output is also a 3-state output.
• When using external data buffers, it operates as a trigger signal.
H. DATA TRANSFER AND SIZE ACKNOWLEDGE
(DSACKO, DSACKX)
• These are inputs.
• As can be seen in the Table 7, they describe the port size of external device and the
completion of the data transfer.
• In this thesis study they describe the 8-bit port size for ROM, DUART, and CRT
CONTROLLER and 32-Bit port size for RAMs.
Table 7. DATA TRANSFER SIZE AND COMPLETION SIGNALS DE-
SCRIPTION
DSACK1 DSACKO RESULT OF OPERATION
1 1 INSERTS WAIT STATES
1 COMPLETION WITH 8 BIT PORT SIZE
1 COMPLETION WITH 16 BIT PORT SIZE




• This is an input.
• It indicates that some other devices request to have the bus.
J. BUS GRANT
(BG)
• This is an output.
• It describes that 68020 is going to grant the bus to the requesting device upon the
completion of the current bus cycle.
K. BUS GRANT ACKNOWLEDGE
(BGACK)
• This is an input.
• It describes that the requesting device has taken over the bus from the 68020.
L. BUS ERROR
(BERR)
• This is an input.
• It tells that something is wrong with the current bus cycle.
M. HALT
(HALT)
• This an open drain input and output.
• If it is used as an output, it signals the external devices that the 68020 has halted.
If used as an input, the 68020 is going to be halted, previous bus cycle information
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is kept about read/write, function code, size signals and address bus. Meanwhile the
data bus stays in High impedance state., and all control signals becomes inactive.
N. READ-MODIFY-WRITE CYCLE
(RMQ
• This is a three state output.
• It tells that an indivisible read-modify-write cycle is on the bus.
O. EXTERNAL CYCLE START
(ECS)
• This an output.
• It shows the start of an external bus cycle at any time.
P. OPERAND CYCLE START
(OCS)
• This is an output.
• It indicates the start of an instruction prefetch or an operand transfer.
Q. CACHE DISABLE
(CDIS)
• This is an input.
• Disable the on-chip cache memory. If cache memory will not be used this should
be pulled down to ground to disable the on-chip cache memory.
R. FUNCTION CODE SIGNALS
(FCO - FC2)
• These are 3-state outputs.
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• They describes the processor and address space of the current bus cycle as seen in
Table 8 on page 69.
Table 8. FUNCTION CODES DESCRIPTION
FC2 FC1 FCO ADDRESS SPACE
L L L UNDEFINED
L L H USER DATA SPACE
L H L USER PROGRAM SPACE
L H H UNDEFINED
H L L UNDEFINED
H L H SUPERVISOR DATA SPACE
H H L SUPERVISOR PROGRAM SPACE
H H H CPU SPACE
S. INTERRUPT PRIORITY LEVEL SIGNALS
(IPL0-IPL2)
• These are inputs.




• This is an output.
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Table 9. INTERRUPT PRIORITY LEVELS AND MASK VALUES




1 1 1 N/A
1 1 1
1 1 2 1-0
1 3 2-0




• This output indicates that the active interrupt priority level is higher than the level
of the interrupt mask existing in the status register or tells that the recognition of
a nonmaskable (level 7) interrupt.
U. RESET
(RESET)
• This is an open drain input and output.
• If this is used as an input, 68020 goes into reset exception processing; if used as an
output, all connected external devices goes into reset and no internal activity hap-
pens.





• This is an input.
• When this input is asserted during an interrupt acknowledge cycle, an interrupt
vector is internally generated.
W. CLOCK
(CLK)
• This an TTL compatible clock input to the 68020.
• The maximum clock frequency to be used depends on the type of the 68020 chip.
68020 used for this thesis has been working with 8 MHz of clock frequency.
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Figure 48. Read Cycle Timing Diagram of MC68020 (Copied from Reference 1)
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UrnMn Nu Mm Mai
6 Clock H.gh 1 Add'eSS FC S'Jf ^^ Va"d 'CHAV 40 30 ns
6A Clock H,gt- 10 EC ft iswiea
'CHEV 30 20 ns
7 Clock H,gh 10 Address. Data FC RTJc" Sua
High impedance
'CHA2. 80 60 ns
e Cioc> M^h ic Address'FC Size 'BMC invalid
'CHA2r. - - ns
9 Clock Low to AS US Assened
'CLSA 3 40 3 30 ns
9A' AS 10 DS
1
Assamo" iRead' iSkew
'STSA -20 20 - 15 16 ns
10 r5 YViatn Assaned
•ECSA 25 - 20 - ns
10* ft w'.dtn Assened 'OCSA 25 - 20 - ns
116 Address 'FC.S.re'SMC vai.o 10 ft i»na B"S Auened
Fteajdl tAVSA 20 _ 15 _ ns
12 Clock Low to A S DS* Negated tCLSN 40 X ns
IJA Clock low to EC ft Negated tflFN 40 X ns
13 i3 D~S" Negated to Address FC Size invalid tSNAI 20 - '5 - ns
14 AS .and d"? Read' W.dth Assaned •SWA 120 - too - ns
MA ft w.atn Assened Write 'SWAW 50 - 40 - ns
15 AS DS Width Negated
'SN 50 - 40 - ns
16 Clock High 10 13 I^ »R ESPn H.gh impedance 1CS7 - 80 - 60 ns
17* 43 DS Negated to B w High 'SN8N 20 - 15 - ns
18 Clock H.gh lo 8 W H.gh <CHRH 40 X ns
20 Clock High to 8 A low <CHRt 40 X ns
21« 8 "vv H,gh to As Asserted tRAAA 20 - 16 - ns
22* 8 W low to DS Asserted iWritei 1RASA 90 - 70 - ns
23 Clock High io Daia Out vand 'CHDO - 40 - X ns
25* D3 Negated to Data Out ln vaha 'SNDI 20 - 15 - ns
26< Data Out vand io ft Assarted iWr.tei 'DVSA 20 - 15 - ns
27 Data- in valid to Clock Low 'Data Setupi IDICL 10 - 5 - ns
27A Late B? ^ ha l t Assaned to Clock Low Setup T.me 'BE.CL 25 - 20 - ns
28 a5 Dl Negated to Rack.. BEBR, halt Ave!
Negated
•SNDN 110 80 ns
29 ft Negated to Data-in invalid (Data-in Hold Ttmei
"SNDI - - ns
29A DS Negated to Data-in lH.gr-. impedance!
'SND- - 80 - 60 ns
31- DSAC«.i Assaned to Data-m valid
'DADI - 60 - 50 u
31 A3 DSACn. Assened to dTaTTT Valid
iDSACk Assaned Skew'
10ADV - 20 - 15 ns
32 Rts". Input Transit.or T.me tHB.t - 25 - 2 6 Clk Pe<
33 C'ock Low to ft Assened tQBA 40 X ns
» Clock Low to ft Negated
'CLBN 40 X ns
35 BE Assened to BG Assaned iB™ Noi Assenedi IBRAGA 1 5 36 1 5 3 6 Clk Par
37 BGAC* Assened to BG Negated 'GAGN 1 5 35 t 5 35 Cn Pa-
39 BT w.dtn Negated <GN 120 - 90 - ns
3BA 53 Width Assened 1GA 120 - 90 - ns
40 Clock H.gn to DFJEN Assened IRead' tCHDAf- 40 X ns
41 Cicck Low io DBEN Negated iRead tr- LPNe 40 X ns
42 Clock Low io BBEs Assened IWrne' 'CLDAW 40 X ns
43 Ckx* High to DBEN Negated IWnn 'CHDNW 40 X ns
44« R W low to bBEN Assaned iWhtei tRADA 20 - 15 - ns








46 R W Width Assened twme or Raadi 1RWA 180 - ISO - ns
47a Asynchronous Input Setup Time AiST 10 - 5 - ns
47C Asynchronous Input Hold Time 'Aim 20 - 15 - nt
40* DSACn> Assaned to bT ha!1 Assenad 1DABA - 35 - X ns
53 Daia Out HoiC Irom ClOC- High 1D0CH - - ns
56 R 'W Assaned to Data Bus impedance Change IRADC 40 - 40 - ns
56 f T Pulse Widtr- iResa' mstiucnom 1HRPW 512 - 512 - Ciks
57 W Negaiao lo ha l T Negated iRe'un tBNHf, - - ns
NOTES
1 Tr«s number can be reduced to 5 nanosecond* rf si robes hew* actual toads
2 it me asynchronous setup ttme (147) requirements *ve satisfied me DSACKi tow to data setup time I/3D and DSaCk« tow to
•ERR to* setup time <M6 l can be ignored The data must only satisfy me date-m to clot* tow setup time i#27i tot the tottowing
doc* cvc*e BERR must only satisfy me iate 6Th"R to* to ctoct tow setup time i»27A i tor the faiowmp gtochjgygjt
3 Th» parameter soeo.ies me maiimum allowa ble slMw between DSACK0 to D5ACK1 aaaentd or DSACr to DSACH0 asaened
SPOCiticattOr $41 mutt be met Py DSACKO or DSACK1
4 *" 5* sbtance of DSACKi BEHH t% an esyncfvonous vsjwi uswtg the asynctvenoua evut asnuo «me f*47i
5 HFR may stay asaened on consecuttve wnie cvotes
• Aciuoi sfjy depends on the dec* mout weveform
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Table 11. MC68020 INSTRUCTION SET (COPIED FROM REFERENCE 1)
Mnemonic Description





ADDX Add with Extend
AND Logical AND
ANDI Logical AND Immediate
ASL. ASR Arithmetic Shift Left and Right
Bcc Branch Conditionally
BCHG Test Bit and Change
BCLR Test Bit and Clear
BFCHG Test Bit Field and Change
BFCLR Test Bit Field and Clear
BFEXTS Signed Bit Field Extract
BFEXTU Unsigned Bit Field Extract
BFFFO Bit Field Find First One
BFINS Bit Field Insert
BFSET Test Bit Field and Set
BFTST Test Bit Field
BKPT Breakpoint
BRA Branch
BSET Test Bit and Set
BSR Branch to Subroutine
BTST Test Bit
CALLM Call Module
CAS Compare and Swap Operands
CAS2 Compare and Swap Dual Operands
CHK Check Register Against Bound






CMPM Compare Memory to Memory
CMP2 Compare Register Against Upper and
Lower Bounds
DBcc Test Condition, Decrement and Branch
DIVS. DIVSL Signed Divide
DIVU, DIVUL Unsigned Divide
EOR Logical Exclusive OR
EORI Logical Exclusive OR Immediate
EXG Exchange Registers
EXT, EXTB Sign Extend
ILLEGAL Take Illegal Instruction Trap
JMP Jump
JSR Jump to Subroutine
LEA Load Effective Address
LINK Link and Allocate
LSL. LSR Logical Shift Left and Right
MOVE Move
MOVEA Move Address
MOVE CCR Move Condition Code Register
MOVE SR Move Status Register
MOVE USP Move User Stack Pointer
MOVEC Move Control Register




MOVES Move Alternate Address Space
MULS Signed Multiply
MULU Unsigned Multiply
NBCD Negate Decimal with Extend
NEG Negate
NEGX Negate with Extend
NOP No Operation
NOT Logical Complement
OR Logical Inclusive OR
ORI Logical Inclusive OR Immediate
ORI CCR Logical Inclusive OR Immediate to
Condition Codes
ORI SR Logical Inclusive OR Immediate to Status
Register
PACK Pack BCD
PEA Push Effective Address
RESET Reset External Devices
ROL, ROR Rotate Left and Right
ROXL. ROXR Rotate with Extend Left and Right
RTD Return and Deallocate
RTE Return from Exception
RTM Return from Module
RTR Return and Restore Codes
RTS Return from Subroutine







SUBX Subtract with Extend
SWAP Swap Register Words
TAS Test Operand and Set
TRAP Trap
TRAPcc Trap Conditionally


















Restore Internal State of Coprocessor
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Figure 49. MC6845 Pin Assignment for P Suffix (Copied from Reference 6)
A. DATA BUS SIGNALS
(DO - Dl)
• Data Bus works bidirectional and 3-state.





• This is a high impedance input.
• Enables data bus I/O buffers and clocks the data to and from CRT Controller.
• The high to low transitions of this input signal is the active edge.
C. CHIP SELECT SIGNAL
(CS)
• This is a high impedance input.
• When it is low, selects the CRT Controller to read or write to its internal registers.
D. REGISTER SELECT SIGNAL
(RS)
• This is a high impedance input.
• When this input is low, the address register of the internal registers are selected;
when it is high, the selected internal register of the address register is accessed.
• On the VTG this input is connected to the A2 address line.
E. READ-WRITE SIGNAL
(R/W)
• This is a high impedance input.
• When this input is low, the internal registers get written, or when high, read.
F. VERTICAL SYNC. SIGNAL
(VSYNQ
• This is an active high signal and determines the start of a new picture frame.
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G. HORIZONTAL SYNC. SIGNAL
(HSYNQ
• This is an active high signal and determines the start of a new horizontal scan line.
H. DISPLAY ENABLE
(Display Enable)
• This is an active high output and determines the displayed area on the video screen.
I. REFRESH MEMORY ADDRESS SIGNALS
(MAO- MAll)
• These are outputs.
• These outputs are used to refresh the CTR screen with the pages of data placed
into the Memory Refresh RAM by CPU.
J. RASTER ADDRESS SIGNALS
(#,40 - RA4)
• These are outputs of the internal Raster counter.




• This is an active high output.




• This is an TTL/MOS compatible clock input.
• High to low transition is the active edge
• This signal is derivated from the dot clock signal.
• Maximum frequency allowed is 2.5 MHz.
M. RESET SIGNAL
(RESET)
• This is an active low input.
• When this input is low, all the outputs go low, all the counters are reset and
stopped but the contents of the control registers do not change.
• In order to reset the MC6845, the Light Pen input has to be low.
N. LIGHT PEN STROBE SIGNAL
(LPSTR)
• This high impedance input latches the current Memory Refresh Address. By doing
this the optically sensed position of any screen character or cursor is acknowledged
to the CRT controller. So, an optical interaction with the screen is obtained.
• The active edge of this signal is low to high transition.
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APPENDIX C. MC68681 SIGNAL DESCRIPTION
In addition to the following descriptions, a signal summary of MC68681 is also in-
cluded at the end of this Appendix in Table 15.
RS1[ . O ,0 ]v C c
IP3[ 2 39 ] IP4
RS2[ 3 36 3 IP5
IP1[ i 37 JiACK
RS3[ = 3€ ]IP2
RS4[ 6 35 3cs







R«DB[ 10 31 ]R»DA
T»DB[ 11 30 JTxDA
0»l[ 12 29 ]OP0
0P3[ '3 28 ]0P2
OP5[ 14 27 ]OP4
OP7[ 15 26 ]OP6
DlC 16 2b ]D0
D3[ 1? 24 ]D2
D5[ 18 23 ]D4
D7[ i9 22 ]D6
GND[ . 21 3 IRQ
Figure 50. MC68681 Pin Assignment for P, and L Suff.(Copied from Reference 7)
A. CRYSTAL INPUT OR EXTERNAL CLOCK SIGNAL
(Xl/CLK)





• This is the other input connection to the crystal.
• If an exterior clock signal is used, this pin has to be grounded.
C. CHIP SELECT SIGNAL
(CS)
• This is an active low input signal.
• When this signal is low, data transfer is accomplished through the D0-D7 data port
under the control of R/W signal and RSI through RS4 register-select inputs.
D. READ-WRITE
(RlW)
• This is an input.
• When this signal is high, a read operation is done by CPU, and if low, a write op-
eration is done to this chip by the CPU.
E. DATA TRANSFER ACKNOWLEDGE SIGNAL
(DTACK)
• This is an usual DTACK output.
• This three-state output acknowledges the bus master at the completion of bus cy-
cle.
F. REGISTER SELECT BUS SIGNALS
(RSI - RS4)
• These inputs are used to select the addresses of the internal registers.
• On the VTG, these inputs are connected to the A2-A5 address lines of the CPU.
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The Register Address Selections are shown on Table 12 on page 82.
Table 12. SELECTING THE REGISTER ADDRESSES AND ADDRESS TRIG-
GERED COMMANDS (COPIED FROM REFERENCE 7)
RS4 RS3 RS2 RSI Read(R/W=1) Write (R/W = 01
Mode Register A (MR1A, MR2A) Mode Register A IMR1A. MR2AI
1 Status Register A (SRA) Clock Select Register A iCSRAl
1 Do Not Access 1 Command Register A (CRAI
1 1 Receiver Butter A iRBAi Transmitter Suiter A (TBA)
1 Input Port Change Register IIPCRI Auxiliary Control Register (ACRI
1 1 Interrupt Status Register IISR) Interrupt Mask Register (IMR)
1 1 Counter Mode Current MSB of Counter (CUR) Counter/ Timer Upper Register (CTURl
1 1 1 Counter Mode Current LSB of Counter ICLRI Counter/ Timer Lower Register (CTLR)
Mode Register B IMRIB MR2BI Mode Registei B IMRIB. MR2BI
1 Status Register B (SRB) Clock Select Register B (CSRBI
1 Do Not Access* Command Register B ICRBI
1 1 Receiver Butter B IRBBl Transmitter Buffer B ITBBI
1 Interrupt-Veclor Register IIVR) Interrupt-Veclor Register (IVRI
1 1 Input Port (Unlatched] Output Port Configuration Register IOPCRI
1 1 Start-Counter Command* * Output Port
Register IOPRI
Bit Set Command* *
1 1 1 Stop- Counter Command* • Bit Reset Command* •
•This address location is used tor factory testing of the DUART and should not be read Reading this location will result in undesired
effects and possible incorrect transmission or reception of characters Register contents may also be changed
* Address triggered commands
G. DATA BUS SIGNALS
(DO - DT)
• These are bi-directional three-state outputs/inputs.
• These are used for the data transfer between the CPU and DUART.
H. INTERRUPT REQUEST SIGNAL
(IRQ)
• This is an active low open-drain output.
• With this signal output, CPU is acknowledges that one or more of eight maskable
interrupting conditions are true [Ref.7: p. (2-3)].
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I. CHANNEL A TRANSMITTER SERIAL-DATA OUTPUT
(TxDA)
• This is the serial-data transmitting output for channel A.
• Data is shifted from this pin on the falling edge of the programmed clock cycle.
• The least significant bit is sent first.
J. CHANNEL A RECEIVER SERIAL-DATA INPUT
(RxDA)
• This is the serial-data receiving input for channel A.
• Data is sampled on the rising edge of the programmed clock source [Ref.7:
P- (2-3)]-
• The least significant bit is received first.
K. CHANNEL B TRANSMITTER SERIAL-DATA OUTPUT
(TxDB)
• This is the serial-data transmitting output for channel B.
• Data is shifted from this pin on the falling edge of the programmed clock cycle.
• The least significant bit is sent first.
L. CHANNEL B RECEIVER SERIAL-DATA INPUT
(RxDB)
• This is the serial-data receiving input for channel B.
• Data is sampled on the rising edge of the programmed clock source [Ref.7:
p. (2-3)].




• These inputs can be used as general-purpose inputs.
• In addition to the usage above, each input can be programmed to perform an al-
ternate function. The programming of these input pins is given on Table 13.
Table 13. PROGRAMMING THE INPUT PORT FUNCTIONS OF MC68681
(COPIED FROM REFERENCE 7)
Function
Input Port Pin
IP5 IP4 IP3 IP2 IP1 IPO
General Purpose Default Default Default Detauli Default Default
Change-of- Slate
Detector










ACR[6 4]* = 101
RxCA 16X CSRAI7 4]=1110
RxCA IX CSRA|74)=1111
TxCA 16X CSRAI3 01=1110
TxCA IX CSP.AI3 01=1111
RxCB 16X CSRB(7 4]= 1110
RxCB IX CSRB[74]= 1111
TxCB 16X CSRBI30]= 1110
TxCB IX CSRBI3 01= 1111
TxCTSA MR2A|4|= 1
TxCTSB MR2BI4|= 1
NOTE Default refers to the function the input port pins perform when not used in one of the other modes Only those functions which
show the register programming are available for use
* in these modes, because IP2 is used for the counter/timer-clock input, it is not available for use as the channel B receiver-clock input
N. PARALLEL OUTPUTS
(OP0 - IP7)
• These outputs can be used as general-purpose outputs.
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• In addition to the usage above, each output can be programmed to perform an al-
ternate function. The programming of these output pins is given on Table 14 on
page 85.
• On the VTG, the OP4 Receiver Ready/Buffer Full output was used to acknowledge
the keyboard unit for handshaking.
Table 14. PROGRAMMING THE OUTPUT PORT FUNCTIONS OF MC68681
(COPIED FROM REFERENCE 7)
Function
Output Port Pin
OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0




CTRDY OPCRI3 21 = 01.
ACRI6] = 0*
Time' Output OPCR|3 2! = 01.
ACR|6I= 1*
TxCB IX OPCR[3 2l= 10
RxCB IX OPCR|3 2l= 11
TxCA 16X OPCR11 01 = 01
TxCA IX OPCRI1 01= 10















Note Only those functions which show the register programming are available tor use
*Pm requires a pullup resistor if used for this function
O. RESET
(RESET)
• This is an active low input signal.
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• When RESET is low, the input registers of MC68681 are cleared and the interrupt
vector register is initialized. Parallel outputs are placed in high state, counter/timer
is put in timer mode and channel A and B is inactivated.
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Power Supply ( + 5 VI *cc 40 Input High
Ground GND 20 Input Low
Crystal Input or External Clock Xl/CLK 32 Input -
Crystal Input X2 33 Input -
Reset RESET 34 Input Low
Chip Select CS 35 Input Low
Read/Write R/W e Input High/Low
Data Transler Acknowledge DTACK 9 Output* Low
Register-Select Bus Bit 4 RS4 6 Input High
Register- Select Bus Bit 3 RS3 5 Input High
Register Select Bus Bit 2 RS2 3 Input High
Register- Select Bus Bit 1 RSI 1 Input High
Bidirectional-Data Bus Bit 7 D7 19 Input/Output High
Bidirecnonal-Daia Bus Bit 6 D6 22 Input/Output High
Bidirectional- Data Bus Bit 5 D5 18 Input/Output High
Bidirectional Data Bus Bit 4 D4 23 Input/Output High
Bidirectional Data Bus Bit 3 D3 17 Input/Output High
Bidirectional- Data Bus Bit 2 D2 24 Input/Output High
Bidirectional- Data Bus Bit 1 D1 16 Input/Output High
Bidiiectional Data Bus Bit
(Least- Significant Bui DO 25 Input/Output High
Interrupt Reouest IRO 21 Output* Low
Interrupt Acknowledge IACT 37 Input Low
Channel A Transmitter Serial Data TxDa 30 Output -
Channel A Receiver Serial Data RxDA 31 Input -
Cnannei £ Transmute- Serial Data T»DB 11 Outpj" -
Channel B Receive- Senai Data R»D£ 10 inpj: -
Parallel input o IPS 35 mpu: -
Parallel inpu: 4 i Pi 3S inpui -
Paranei input 3 IP3 2 inpot -
Parallel input 2 IP2 36 inpu: -
Parallel input 1 IP1 t input -
Parallel input C IPC 7 inpu'. -
Parallel Output
" OP7 15 Output** -
Parallel Output f OP6 26 Outpu'. ** -
Parallel Output 5 OP6 14 Outou: ** -
Parallel Output 4 0'4 27 Outpu - ** -
Parallel Output 3 0=3 13 Outou;** -
Parallel Output 2 of; 28 Output -
Parallel Output 1 0°i 12 Output -
Parallel Output C OPO 2c Outpu: -
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APPENDIX D. PAL SELIN PROGRAM FILES






title 'PAL ADDRESS DECODER1 AND CHIP CONTROLLER PROGRAMMING FOR USING IN PAL




DUDTACK, RESET, DLYO, DLY6
ROMCS , DSACK1 , DSACKO , INHIB
MUXEN , CRTWE , CRTCS , DUDWE , DUDCS
MUXEN , CRTCS , DUDCS
ENB, INIT
ENB,INIT











"STATES OF ENABLE COUNTER
50 = *B0 ;
51 = "Bl ;
STATE_DIAGRAM [ENB];
STATE SO: IF DLY6 THEN SI ELSE SO;
STATE SI: IF DLYO THEN SO ELSE SI;
"0 DURING 6 CLOCK CYCLE
"1 DURING 4 CLOCK CYCLE
equations
INHIB = !AS & DLYO; "IF EQUATION IS TRUE INHIBIT THE ENABLE COUNTER"
"AND WAIT UNTIL AS=1"
INIT := (INIT & RESET) # (1DUDCS);
! DSACKO =((!AS & ROMCS & CRTCS & DUDCS & !A20)
# (! ROMCS & DLY6) # ("CRTCS & ENB)
# (! DUDCS & ! DUDTACK) # ("MUXEN));
IDSACK1 = (!AS & ROMCS & CRTCS & IA20 & DUDCS);
IMUXEN = (!A21 & A20 & ! ENB & !AS);"CRT CONTROLLER MUX ENABLE"
JDUDCS = (A21 & A6 & !AS); "68681-DUART CHIP SELECT"
IDUDWE = (A21 & A6 & IDS & !RW) ; "68681-DUART WRITE ENABLE"
1CRTCS = (A21 & !A6 & !AS); "6845 CRT CONTROLLER CHIP SELECT"
ICRTWE = (A21 & !A6 & IDS & !RW); "6845 CRT CONTROLLER WRITE ENABLE"
"TEST VECTORS OF INHIB OUT
test_vectors ([AS, DLYO] -> [INHIB])
[L, L] -> [L];
[H, L] -> [L];
[H, H] ~> [L];






"TEST VECTORS OF ENABLE COUNTER
test_vectors ( [CLK, DLYO, DLY6 , ENB] -> [ENB])
[CK, H, L, H] -> [L];
[CK, L, L, L] -> [L];
[CK, H, L, L] -> [L];
[CK, L, H, L] -> [H];
[CK, L, L, H] -> [H];
[CK, L, L, H] -> [H];
"TEST VECTORS OF MUXEN OUT
test_vectors ( [CLK, DLYO, DLY6 , A21 , A20, AS , ENB] -> [MUXEN])
" CDDAAAE M
" LLL22SN U
" KYY10 B X
" 6 N
[CK,H, L, L, H, L, H] -> [L]
[CK,H, L, L, L, L, L] -> [H]
[CK,H, L, L, H, H, L] -> [H]
[CK,H, L, L, L, H, L] -> [H]
[CK,L, II f L, H, L, L] -> [H]
[L, L, H, L, L, L, H] -> [H]
[L, L, II, L, H, H, H] -> [H]
[L, L, H, L, L, H, H] -> [H]
[X, X, X, H, X, X, X] -> [H]









"TEST VECTORS OF DSACKO CYCLE COMPLETION SIGNAL
test_vectors











[ CK , L, H , L,
[L, L, H,H,
[ L, L, H, H,
[ CK, H , L, H
,
[CK,L,H,L,
[ L, L, H, H,
[ L, L, H, H,
[CK,H,L,H,





































































































"32 BIT COMPLETION (RAM)"
"NO COMPLETION





"8 BIT COMPLETION (MRRAM)
L] "32 BIT COMPLETION (A20=L)
"
H] "NO COMPLETION




"8 BIT COMPLETION (DUART)
H] "NO COMPLETION
H] "NO COMPLETION
L] ; "8 BIT COMPLETION (MUXEN)
II] ; "NO COMPLETION
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"TEST VECTORS OF DSACK1 CYCLE COMPLETION SIGNAL
test_vectors ( [A21 , A6 , AS ,ROMCS , CRTCS, DUDCS, A2 0] -> [DSACK1])
fL, H, L, H, H, H, L] -> [L]; "32 BIT COMPLETION
fL, H, L, L, H, H, L] -> [H]; "NO COMPLETION
[H, L, L, H, L, H, L] -> [H]; "NO COMPLETION
TH, H, L, H, H, L, L] -> [H]; "NO COMPLETION
[l>. H, L, H, H, H, H] -> [H]; "NO COMPLETION
[L, L, H, H, H, H, L3 -> [H]; "NO COMPLETION
"TEST VECTORS OF INIT OUT



































































































TO AVOID FROM THIS STATE NEGATE
OF INITIALIZATION, AS FOLLOW:"
L, X, X, H, H, L ] ->
H, X, X, H, H, L ] ->
H, H, H, L, L, L ] ->




























RESET SIGNAL AT THE
L] ;"INITIALIZTN. JUST BEGAN
L] ; "RESET NEG. , INITL.GOES ON
H] ; "INITIALIZATION TERMINATED
H];"NO EXTRA INITIALIZATION
test_vectors ([A21, A6,
"TEST VECTORS OF DUDCS
AS] -> [DUDCS])
OUT
[H, H, L] -> [L]
[H, H, H] -> [H]
[L, H, L] -> [H]
[H, L, L] -> [H]
[L, L, L] -> [H]
[L, L, H] -> [H]
[H, L, H] -> [H]
[L, H, H] -> [H]









"TEST VECTORS OF DUDWE OUT "
A6, DS, RW] -> [DUDWE])
TH, H, L, LI -> TL1, > it DUART WRITE ENABLE ASSERTED
[H, H, H, LI -> TH], ii NEGATED
fH, H, L, HI -> [HI, > ii NEGATED
[H, L, L, L] -> [H], > ti NEGATED
(L, H, L, L] -> [H] . ii NEGATED
[L, L, L, L) -> [H] > ii NEGATED
[H, H, H, H] -> [H] > •• NEGATED
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"TEST VECTORS OF CRTCS OUT
test vectors ([A21, A€, AS] -> [ CRTCS ]
)
[H, L, L] -> [LJi
[H, L, H] -> [H]
[H, H, L] -> [H]
[H, H, H] -> [H]
[L, H, H] -> [H]
[L, L, H] -> [H]
[L, L, L] -> [H]








"TEST VECTORS OF CRTWE OUT
A6, DS, RW] -> [CRTWE])
[H, L, L, L] -> [1*3 J it
[H, L, L, H] -> [H] ii
tH, L, H, L] -> [H], it
[H, L, H, L] -> [H], ii
[H, H, X, X] -> [H] ti
[L, H, X, X] -> [H] ii
[L, L, X, X] -> [H], ii
[H, H, H, H] -> [H] ii
[L, L, L, L] -> [H] ti
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Pin 3 pos, (2om
Pin 4 pos, (:om
Pin 2 pos, <;om
Pin 5 pos, <som
(.C. )
Pin 1 pos, (com
Pin 21 pos, com, feed_pin
Pin 20
Pin 10 pos, com
Pin 11 pos, com
Pin 6 pos, (com
Pin 15
Pin 14
Pin 23 pos, com, feed_pin
Pin 8 pos, 1com
Pin 22
Pin 17 pos, feed_pin
(1)
Pin 18
Pin 19 pos, feed_pin
(0)
Pin 16 pos, com, feed_pin
Module Name
Pin 9 pos, icom
Pin 13 pos, com



















Node 36 pos , com




Node 31 pos , com
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Equations for Module PAL_SELIN
Device SELIN
- Reduced Equations:
ENB := (1DLY0 & ENB ft DLY6 & !ENB);
INHIB = (!AS & DLYO)
;
INIT := (! DUDCS ft INIT & RESET);
DSACKO = ! (IMUXEN
ft ! DUDCS & IDUDTACK
ft ! CRTCS & ENB
ft DLY6 & ! ROMCS
ft !A2 & !AS & CRTCS & DUDCS & ROMCS)
;
DSACK1 = !(!A20 & !AS & CRTCS & DUDCS & ROMCS);
MUXEN - (AS ft ENB ft !A20 ft A21)
;
DUDCS - (AS ft !A6 ft !A21);
DUDWE = ! (A21 & A6 & IDS & !RW);
CRTCS = (AS ft A6 ft !A21)
;
CRTWE = !(A21 & !A6 & IDS & !RW);
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Fuse Map for Module PAL_SELIN
Device SELIN




























5104: ~X X X X— —X-
5368:
5412: —X X X X X-
10
5808: —X X—X X--X-X-
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for Module PAL_SELIN
Device SELIN
Device Type: P22V10 Terms Used: 33 out of 132
Pin # Name
Terms
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— 1 -01- 1— 1 1 1-1
1—1 -01- 1--1 1 1-1
— 1 -01- 0--1 1 1-1
1— 1 -00- — 1 1 1-1-
0--1 -00- 1— 1 1 1-1
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-1 -01- 1— 1 1-1
L- —
-1 -01- 1~1 i— i-i
-H-
-1 -01- 1— 1 l— 0-1
L- -"
-1 -10- 1— 1 i— i-i
-H-
-0 -01- 1—1 1-0-
-1 -01- 1— 1 1— i-o
-0 -01- 1— 1 1— i-i
-1 -10- 1—0 1 1-1
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CX-X 1 — 1- — 1-
CX-X 1 --0- --1-
L
CX-X 1 1 ~0 1
__L_
Cl-1 1 --0- --0-
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end of module PAL SELIN
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APPENDIX E. PAL CAGRI PROGRAM FILES
A. PAL CAGRI.ABL FILE
module PAL_CAGRI
;
flag '-r3' , '-f
'
title 'PAL ADDRESS DECODER2 AND
PAL 22V10 FOR THESIS RESEARCH










RAMWE4 , RAMWE3 , RAMWE2 , RAMWE1
CHRINHIB
RST













CHRINHIB := CRTSYNC; "HALT THE 6845 CRT HOR. SYNC. SIGNAL
RST = CHRINHIB & ! EXTSYNC; "UNTIL THE EXTERIOR HOR. SYNC. IS
IMRRAMWE = ( A20 & !A19 & !A18 & IDS & IRW);
IRAMCS = (!A20 & !A19 & INIT & !DS)# (UNIT & ! RW & IDS);
IRAMOE = (!A20 & !A19 & INIT & RW) ;
IRAMWE1 = (!A20 & !A19 & !A1 & !A0 & IDS & !RW);
! RAMWE2 = (!A20 & !A19 & !A1 & !S0 & IDS & IRW)
* (!A20 & !A19 & !A1 & AO & IDS & IRW)
a (!A20 & !A19 & !A1 & SI & IDS & IRW) ;
IRAMWE3 = (!A20 & !A19 & Al & !A0 & IDS & IRW)
# (!A20 & !A19 & !A1 & !S1 & ISO & IDS & IRW)
# (!A20 & !A19 & !A1 & SI & SO & IDS & IRW)
« (!A20 & !A19 & !A1 & AO & ISO & IDS & IRW)
IRAMWE4 = (!A20 & !A19 & AO & SI & SO & IDS & IRW)
a (!A20 & !A19 & !S1 & ISO & IDS & IRW)
# (!A20 & !A19 & Al & AO & IDS & IRW)
# (!A20 & !A19 & Al & SI & IDS & IRW) ;
! ROMCS = (!A20 & !A19 & UNIT & RW & IDS)
« (!A20 & A19 & !A18 & INIT & RW & I DS ) ;
101
" TEST VECTORS FOR CHRINHIB SYNCHRONIZATION REGISTER
test_vectors ( [CHRCLK, CRTSYNC,EXTSYNC, CHRINHIB] -> [CHRINHIB])
[CK, L, H, H] -> [L];
[CK, L, L, L] -> [L];
[CK, L, H, L] -> [L];
[CK, H, L, L] -> [L];
[CK, L, L, H] -> [L];
[CK, H, H, L] -> [H];
[CK, H, H, H] -> [H];
[CK, H, L, H] -> [L];
"CHR. CLK. COUNTER IS IN PROGRESS
"CHR. CLK. COUNTER IS IN PROGRESS
"CHR. CLK. COUNTER IS IN PROGRESS
"CHRINHIB FIRST BECOMES H, BUT, THEN
"SINCE EXTSYNC=L, IT IS RESETTED TO L
"CHR. CLK. COUNTER IS IN PROGRESS
"INHIBIT THE 6845 CHR. CLK. COUNTER
"INHIBIT THE 6845 CHR. CLK. COUNTER
"RESET CONDITION IS TRUE, INHIBIT IS OFF
" TEST VECTORS FOR MRRAM
test_vectors ( [A20, A19, A18 , INIT,RW, Al, A0,S1,S0,DS] ->
[MRRAMWE , RAMCS , RAMOE , RAMWE1 , RAMWE2 , RAMWE3 , RAMWE4 , ROMCS ]
)
" A A A I R A A S S D M R R R R R R R
" 2 1 1 N W 1 1 S R A A A A A A
" 9 8 I
1 1 1 1 1 1

































[H, L, L, X, L, X, X, X, X, L]
[H, L, L, X, L, X, X, X, X, H]
[H, L, L, X, H, X, X, X, X, L]
[H, L, H, X, L, X, X, X, X, L]
[H, H, H, X, L
,
X, X, X, X, Lj
[L, H, H, X, L, X, X, X, X, L]
-> [ L, X, X, X, X, X, X, X]
-> [ H, X, X, X, X, X, X, X]
-> [ H, X, X, X, X, X, X, X]
-> [ H, X, X, X, X, X, X, X]
-> [ H, X, X, X, X, X, X, X]
-> [ H, X, X, X, X, X, X, X]
TEST VECTORS FOR RAMCSAAAIRAASS211NW1010
9 8 I | | | | |
1 I I T
D
S
M R R R R R R R
R A A A A A A
A M M M M M M M
M C W W W W C
w S E E E E E S
E
1 1
1 2 3 4
1
[X, X, X, L, L, X, X, X, X, L]
[X, X, X, L, H, X, X, X, X, L]
[L, L, X, H, X, X, X, X, X, L]
[L, L, X, H, X, X, X, X
,
X, H]
> [ X, L, X, X, X, X, X, X] ;
>
[ X, H, X, X, X, X, X, X];
> [ X, L, X, X, X, X, X, X];
>
[ X, H, X, X, X, X, X, X];
102
" TEST VECTORS FOR RAMOE
" AAAIRAAS
" 211NW101
" 9 8 I | | | |


















[ L L X
,
H L; X; X X
,
X X]
[L, H, X, H, H, X f X> X, X, X J
>
[ X, X, L, X, X, X, X, X]
;
>
[ X, X, H, X, X, X, X, X];
>
[ X, X, H, X, X, X, X, X]
>
[ X, X, H, X, X, X, X, X];
TEST VECTORS FOR RAMWE1
A A A I R A A S s D M R R R R R R R
2 1 1 N W 1 1 S R A A A A A A
9 8 I
1 1 1 1 1 1















































[ Lj / Lj t Xf X , L> , Li , Li , X , X , L J
[L, L, X, X, L, H, L, X, X
r
L]
;L, L, X, X, L, L, H, X, X, L]




[ X, X, X, L, X, X, X, X]
>
[ X, X, X, H, X, X, X, X] ;
>
[ X, X, X, H, X, X, X, X];
>
[ X, X, X, H, X, X, X, X]
TEST VECTORS FOR RAMWE2AAAIRAASSD211NW1010S




I I I I I I I I I I
M R R R R R R R
R A A A A A A
A M M M M M M M
M C W W W W C
W S E E E E E S
E
1 1
1 2 3 4
1
[ L / i-> i X , X t Li t L>
,
X f X f L L J
[L/ i~> i X| a , L, L H X X L ]
l*-*t ^ i X- f Xi , Lj f l> , X H X r L J
[L, H
;
X, X, L, L, X, X, L, L]
> [ X, X, X, X, L, X, X, X] ;
>
[ X, X, X, X, L, X, X, X]
>
[ X, X, X, X, L, X, X, X];
>
[ X, X, X, X, H, X, X, X]
TEST VECTORS FOR RAMWE3
II A A A I R A A S S D M R R R R R R R
II 2 1 1 N W 1 1 S R A A A A A A
II 9 8 I
1 1 1 1 1 1
A M M M M M M M
II
1 1 1
T M C W W W W C
II
1
W s E E E E E S
II
II
1 1 1 1 1 1 1 1 1 1
E
1 1
1 2 3 4
1
[ L, Li, X, X, L, n, L, X, X, LJ
[L, L, X, X, L, L, X; L, L r LJ
[L, Li, X, X, L, L, X, H, H, Lj
[L, L, X f X ( L, L, Hf X f Li, Li]
[ H L
,
Xf Xf Lf Hf Xf Xf Xf LJ
> [ X, X, X, X, X, L, X, X]
> [ X, X, X, X, X, L, X, X]
> [ X, X, X, X, X, L, X, X]
> [ X, X, X, X, X, L, X, X]
> [ X, X, X, X, X, H, X, X]
103
" TEST VECTORS FOR RAMWE4
" A A A I R A A s s D M R R R R R R R
ii 2 1 1 N W 1 1 S R A A A A A A
" 9 8 I
1 1 1 1 1 1












































[L, L, X, X, L, X, H, H, H, L]
[ - L, X, X; L, X, X, L, L, LJ
[ L
,











[L| L, X, X, L, n, X, H, X, Lj
[H, L, X, X, L, X, H, H, H, L]
> [ X, X, X, X, X, X, L, X]
•> [ X, X, X, X, X, X, L, X]
> [ X, X, X, X, X, X, L, X]
•> [ X, X, X, X, X, X, L, X]
> [ X, X, X, X, X, X, H, X]
TEST VECTORS FOR ROMCS
AAA













El I 1 2 3 4 I
[ L/ L/ X; I_» , H , X , X , X , X; Lj
[lj/ ±J I X f Ll f i-l , X; X; X, X, LiJ
[L, H, L, H, H, X, X, X, X, L]
[L; H, L, H, L, X, X; X; X, Lj
: L, H, X, L, H, X, X, X, X, Lj
[H, L, L, H, H, X, X, X
;
X, L]
> [ X, X, X, X, X, X, X, L] ;
-> [ X, X, X, X, X, X, X, H];
> [ X, X, X, X, X, X, X, L]
;
> [ X, X, X, X, X, X, X, H];
-> [ X, X, X, X, X, X, X, H]
> [ X, X, X, X, X, X, X, H];
end
104
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RST = (CHRINHIB & 1EXTSYNC);
MRRAMWE = !(!A18 & !A19 & A20 & IDS & !RW);
RAMCS = !(!DS & UNIT & !RW # !A19 & !A20 & IDS & INIT)
;
RAMOE = !(!A19 & !A20 & INIT & RW) ;
RAMWE1 = !(!A0 & !A1 & !A19 & !A2 & ! DS & !RW);
RAMWE2 = ! (A0 & !A1 & !A19 & !A20 & IDS & ! RW
# !A1 & !A19 & 1A20 & IDS & !RW & ISO
# !A1 & !A19 & !A20 & IDS & !RW & SI);
RAMWE3 = !(!A0 & Al & !A19 & !A20 & IDS & ! RW
# A0 & !A1 & !A19 & 1A20 & ! DS & ! RW & ISO
it !A1 & !A19 & !A20 & IDS & ! RW & ISO & !S1
# !A1 & !A19 & !A20 & ! DS & !RW & SO & SI);
RAWWE4 = ! (AO & Al & !A19 & !A20 & IDS & ! RW
# Al & !A19 & !A20 & IDS & !RW & SI
* !A19 & !A20 & IDS & !RW & ISO & !S1
I AO & <A19 & !A20 & ! DS & !RW & SO & SI);
ROMCS = !(!A19 & !A2 & ! DS & UNIT & RW
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Fuse Map for Module PAL_CAGRI
Device CAGRI





X X x~ _x X—x~ ____
132 XXXXXXXXXX xxxxxxxxxx XXXXXXXXXX xxxxxxxxxx xxxx
176 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
220 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
264 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
308 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx


















660: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
704: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
748: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
792: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
836: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx










-X X X X X
1100: x x -X--X X- X—x~
1144: XXXXXXXXXX XXXXXXXXXX xxxxxxxxxx xxxxxxxxxx xxxx
1188: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1232: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1276 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1320 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1364 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1408 XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx



















1760 : XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1804 : XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1848 : XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
1892 : XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX xxxx
107
193 6: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
1980: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
2024: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
2068: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
2112: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
108
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4136: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
4180: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
4 2 24: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
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Fuse Map for Module PAL_CAGRI
Device CAGRI
4356: X—x~ x X X—
4400" XXXXXXXXXX xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4444: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4488. XXXXXXXXXX xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4532 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4576. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4620. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4664. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4708: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4752: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4796: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4840. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4884:
4928' x-
4972' xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5016 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5060 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5104 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5148 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5192 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5236 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5280 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5324 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5368 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5412 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5456 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5500 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5544 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5588 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5632 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5676 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx









413 6: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4180: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4 224: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXX
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4356: X X-- x X X—
4400: XXXXXXXXXX XXXXXXXXXX xxxxxxxxxx xxxxxxxxxx xxxx
4444: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4488 XXXXXXXXXX xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4532 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4576. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4620. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4664. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4708: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4752. xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4796: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4840: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
4884:
4928' x-
4972' xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5016 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5060 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5104 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5148 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5192 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5236 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5280 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5324 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5368 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5412 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5456 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5500 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5544 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5588 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5632 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx
5676 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxx










ABEL(tm) Version 2.00b - Document Generator 05-Mar-91 03:13 PM
PAL ADDRESS DECODER2 AND SYNCHRONIZATION DELAY REGISTER FOR USING IN
PAL 22V10 FOR THESIS RESEARCH JAN 17 91
for Module PAL_CAGRI
Device CAGRI
Device Type: P22V10 Terms Used: 29 out of 132
Pin # Name
Terms

































































end of module PAL CAGRI
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APPENDIX F. EPLD SELINJR PROGRAM FILES
A. EPLD SELINJR.ABL FILE
module EPLD_SELINJR;
flag ' -r3' , '-f '
;
title 'EPLD DECADE COUNTER WHICH DRIVES THE ENABLE REGISTER IN PAL SELIN




DISEN , ENBLN , DOTCLK
HORSN , VERSN , CLKENB




H,L,X,CK = 1,0, .X. , .C.
PIN 1;
PIN 2, 3, 4;
PIN 5, 6, 7;
PIN 8, 9, 11;
PIN 12,13,14,15;
PIN 16,17,18,19;




"STATES OF EPLD DELAY COUNTER










STATE_DIAGRAM [Q3, Q2, Ql, QO],
STATE SO : IF ! CLKENB THEN SI ELSE SO;
STATE SI : IF ! CLKENB THEN S2 ELSE SI;
STATE S2 : IF ! CLKENB THEN S3 ELSE S2;
STATE S3 IF ! CLKENB THEN S4 ELSE S3;
STATE S4 IF ! CLKENB THEN S5 ELSE S4;
STATE S5 IF ! CLKENB THEN S6 ELSE S5;
STATE S6 IF ! CLKENB THEN S7 ELSE S6;
STATE S7 IF ! CLKENB THEN S8 ELSE S7;
STATE S8 IF ! CLKENB THEN S9 ELSE S8;










(!Q3 & !Q2 &




TEST VECTORS FOR DELAY COUNTER
test_vectors
([CLK, CLKENB, Q3, Q2, Ql, QO] -> [Q3, Q2, Ql, QO, DLYO, DLY6])
t L, L, L, L, L, L] -> t L, L, L, L, H, L ] ;
[ CK, H, L, L, L, L] -> [ L, L, L, L, H, L ] ;
t CK, L, L, L, L, L] -> [ L, L, L, H, L, L ] ;
[ CK, H, L, L, L, H] -> [ L, L, L, H, L, L ] ;
[ CK, L, L, L, L, H] -> [ L, L, H, L, L, L ] ;
t CK, H, L, L, H, L] -> [ L, L, H, L, L, L ] ;
t CK, L, L, L, H, L] -> [ L, L, H, H, L, L ] ;
[ CK, H, L, L, H, H] -> [ L, L, H, H, L, L ] ;
[ CK, L, L, L, H, H] -> [ L, H, L, L, L, L ] ;
[ CK, H, L, H, L, L] -> t L, H, L, L, L, L ] ;
[ CK, L, L, H, L, L] -> [ L f H, L, H, L, L ] ;
[ CK, H, L, H, L, H] -> [ L, H, L, H, L, L ] ;
[ CK, L, L, H, L, H] -> t L/ H, H, L, L, H ] ;
[ CK, H, L, H, H, L] -> [ L, H, H, L, L, H ] ;
[ CK, L, L, H, H, L] -> [ L, H, H, H, L, l ]
;
[ CK, H, L, H, H, H] -> t L, H, H, H, L, L ] ;
[ CK, L, L, H, H, H] -> [ H, L, L, L, L, L ] ;
[ CK, H, H, L, L, L] -> [ H, L, L, L, L, L ] ;
[ CK, L, H, L, L, L] -> t H, L, L, H, L, L ] ;
[ CK, H, H, L, L, H] -> [ H, L, L, H, L, L ] ;
[ CK, L, H, L, L, H] -> t L, L, L, L, H, L ] ;
[ CK, H, L, L, L, L] -> [ L, L, L, L, H, L ] ;
[ L, L, L, L, L, L] -> [ L, L, L, L, H, L ] ;
[ CK, L, L, L, L, L] -> [ L, L, L, H, L, L ] ;






VERSN ] "> [ TEXSN ])
[ L, L ] "> [ L
[ L, H ] ~> [ ]B
[ H, L ] -> [ ]H
[ H, H ] -> t ]B
114








[ x, x, X, X, X, l ; -> H ]
;
[ x, x, x, x, L, x : -> H ];
[ x, x, x, L, x, x ; -> H ] ;
[ x, x, x, L, L, l ; -> H ] ;
[ L, L, L, H, H, h : -> H ] ;
[ L, L, H, H, H, h
:
-> L ]
[ L, H, L, H, H, h : -> L ] ;
[ L, H, H, H, H, h
:
-> H ]
[ H, L, L, H, H, h
:
-> L ]
[ H, L, H, H, H, H -> H ]
[ H, H, L, H, H, H -> H ] !
t H, H, H, H, H, H
'
\
~> L ] i
end
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Equations for Module EPLD_SELINJR
Device SELINJR
Reduced Equations:
Q3 := (ICLKENB & Q0 & Ql & Q2 & !Q3
# :Q0 & !Q1 & !Q2 & Q3
Jf CLKENB & !Q1 & !Q2 & Q3);
Q2 := ("CLKENB & Q0 & Ql & ! Q2 & ! Q3
# !Q0 & Q2 & !Q3
# !Q1 & Q2 & !Q3
# CLKENB & Q2 & !Q3)
;
Ql := (ICLKENB & QO & !Q1 & !Q3
1 !Q0 & Ql & !Q3
# CLKENB & Ql & !Q3)
QO := (ICLKENB & !Q0 & !Q1 & !Q2
i "CLKENB & "QO & !Q3
# CLKENB & QO & !Q1 & !Q2
# CLKENB & QO & !Q3)
TEXVI = !(!CUREN & "DEL8B & DISEN & DOTCLK & ENBLN & SERIN
# ! CUREN & DEL8B & DISEN & DOTCLK & ENBLN & ! SERIN
# CUREN & JDEL8B & DISEN & DOTCLK & ENBLN & ! SERIN
# CUREN & DEL8B & DISEN & DOTCLK & ENBLN & SERIN)
;
TEXSN = (HORSN # VERSN)
;
DLYO = (!Q0 & !Q1 & !Q2 & !Q3);
DLY6 = (!Q0 & Ql & Q2 & !Q3);
116
Page 2
ABEL(tm) Version 2.00b - Document Generator 06-Feb-91 07:03 PM
EPLD DECADE COUNTER WHICH DRIVES THE ENABLE REGISTER IN PAL SELIN
TO GENERATE ENABLE SIGNAL. FEB 5 1991

























ABEL(tm) Version 2.00b - Document Generator 06-Feb-91 07:03 PM
EPLD DECADE COUNTER WHICH DRIVES THE ENABLE REGISTER IN PAL SELIN
TO GENERATE ENABLE SIGNAL. FEB 5 1991














































xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx



























xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx

























































1620: X X X--X-
1656: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXX
1692: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXX
1728: XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXX
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for Module EPLD_SELINJR
Device SELINJR
Device Type: E0310 Terms Used: 30 out of 74
Pin * Name
Terms





















1 Normal Output (node)























end of module EPLD SELINJR
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APPENDIX G. EPLD NESRIN PROGRAM FILES




title 'EPLD SECOND DELAY COUNTER AND DSACK SIGNAL DECODER





AS , ROMCS , CRTCS , DUDCS
DUDTACK,MUXEN




H,L,X,CK = 1,0, .X. , .C.









STATE DIAGRAM [QC, QB, QA] ;
STATE SO : GOTO SI;
STATE SI : GOTO S2;
STATE S2 GOTO S3;
STATE S3 GOTO S4
;
STATE S4 GOTO S5;
STATE S5 GOTO S6;
STATE S6 GOTO S7;
STATE SI . GOTO S7;
PIN 1;
PIN 2, 3, 4, 5;




IsType 'pos, reg_D, feed_reg'
IsType 'neg,com';
equations
! DSACKO = (!AS & ROMCS & CRTCS & DUDCS & MUXEN)
#(!ROMCS & (QC & QB & QA)
)
#(!CRTCS & DLY2) # (! DUDCS & IDUDTACK)
S ! MUXEN
;
IDSACK1 = (!AS & ROMCS & CRTCS & DUDCS & MUXEN);
DLY1 = ( !I3 & !I2 & !I1 & 10) ;




M TEST VECTORS FOR SECOND DELAY COUNTER
test_vectors
([CLK, AS, QC, QB, QA] -> [QC, QB, QA ])
[ L/ L, L, L, L] -> | L, L, L ]
[ CK, L, L, L, L] -> | L, L, H ]
[ CK, L, L, L, H] -> L, H, L ]
[ CK, L, L, H, L] -> L, H, H ]
[ CK, L, L, H, H] -> . H, L, L ]
[ CK, L, H, L, L] -> H, L, H ]
[ CK, L, H, L, H] -> : H, H, L ]
[ CK, L, H, H, L] -> : H, H, H ]
[ CK, H, L, L, L] -> : l, L, L ]
[ CK, H, L, L, L] -> : l, L, L ]
[ CK, L, L, L, L] -> : l, L, H ]
[ CK, L, L, L, H] -> : l, H, L ]
[ CK, H, L, L, L] -> : l, L, L ]
[ Lr H, L, L, L] -> : l, L, L ]
[ CK, L, L, L, L] -> [ L, L, H ]
" TEST VECTORS FOR DLY1 AND DLY2 DELAY DECODERS
test_vectors
([ 13, 12, II, 10] -> [DLY1, DLY2 ])
[ L, L, L, L
'
-> L, L ]
[ L, L, L, H -> H, L ]
t L, L, H, L
'
-> L, H ]
[ L, L, H, H
'
-> L, L ]
[ L, H, L, L
'
-> L, L ]
[ L, H, L, H -> : l, L ]
[ L, H, H, L 1 - > : l, L ]
t L, H, H, H -> : l, L ]
[ H, L, L, L -> : l, L ]
[ H, L, L, H 1 -> : l, L ]
t H, L, H, L 1 _> : l, L ]
t H, L, H, H 1 _> : l, L ]
[ H, H, L, L 1 ~> : L/ L ]
[ H, H, L, H 1 -> : l, L ]
[ H, H, H, L 1 -> [ L, L ]
[ H, H, H, H 1 _> [ L, L ]
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"TEST VECTORS OF DSACKO CYCLE COMPLETION SIGNAL
test_vectors
([CLK,QC,QB,QA, 13,12,11,10, AS, ROMCS , CRTCS , DUDCS , DUDTACK, MUXEN
]
->[ DSACKO])
II R C D D M D
II R U U U S
"C M T D D X C
"L Q Q Q I I I I A C C C T E K
"K C B A 3 2 10 S s S S C N
[L L, L, L, X , X , X , X
,
L, H, H, H,H, H] -> [L]
[CK L, L, L, X , X , X , X H, H, H, H,H, H] -> [H]
[L H, H, H, H, H , H , H L, L, H, H,H, H] -> [L]
[L L, L, L, L, L, L, L, H, H, H, H,H, H] -> [H]
[L H, L, L, L, L, H , H, L, H, H, H,H, L] -> [L]
[L L, L, L, H,H, H,H, H, H, L, H,H, H] -> [H]
[L X, X, X, L, L, H, L, L, H, L, H,H, H] -> [L]
[L L, L, L, H, H , H , H H, H, H, H,H, H] -> [H]
[L H, H, H, H, H, H , H L, H, H, L,L, H] -> [L]
[L L, L, L, H,H, H, H, H, H, H, H,H, H] -> [H]
"32 BIT COMPLETION (RAM)
"NO COMPLETION
"8 BIT COMPLETION (ROM)
"NO COMPLETION
"8 BIT COMPLETION (MRRAM)
"NO COMPLETION
"8 BIT COMPLETION (CRT.CN)
"NO COMPLETION
"8 BIT COMPLETION (DUART)
"NO COMPLETION
test vectors
"TEST VECTORS OF DSACK1 CYCLE COMPLETION SIGNAL
( [AS, ROMCS, CRTCS, DUDCS, MUXEN] -> [DSACK1])
end
[ L, H, H, H, H ] "> [L]
[ L, L, H, H, H ] ~> [H]
[ L, H, L, H, H ] -> [H]
[ L, H, H, L, H ] "> [H]
f L, H, H, H, L ] » [H]
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QC := (QA & QB # QC)
;
QB := (!QA & QB # QA & !QB # QB & QC) ;
QA := (!QA # QB & QC)
;
DSACKO = ! (IMUXEN
# ! CRTCS & DLY2
# ! DUDCS & IDUDTACK
# QA & QB & QC & ! ROMCS
# !AS & CRTCS & DUDCS & ROMCS)
;
DSACK1 = !(!AS & CRTCS & DUDCS & MUXEN & ROMCS);
DLY1 = (10 & !I1 & !I2 & !I3);
DLY2 = (!I0 & II & !I2 & !I3);
. _DSACK0_RE = (AS)
;
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-X X ^ mltm MW„ , »»i»
72: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
108: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
144: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
180: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
216: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx








468: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
504: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
540: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx




720: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
756: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
792: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
828' xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
864: xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx





























1368 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
1404 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
1440 xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
1476 . xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx











1692 : XXXXXXXXXX xxxxxxxxxx xxxxxxxxxx xxxxxx
1728 : XXXXXXXXXX xxxxxxxxxx xxxxxxxxxx xxxxxx
J 27
ABEL(tm) Version 2.00b - Document Generator
EPLD SECOND DELAY COUNTER AND DSACK SIGNAL DECODER
TO GENERATE ENABLE SIGNAL.






































xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
xxxxxxxxxx xxxxxxxxxx xxxxxxxxxx xxxxxx
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Device Type: E0310 Terms Used: 23 out of 74
Pin # Name
Terms























































end of module EPLD NESRIN
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